isp1181 NXP Semiconductors, isp1181 Datasheet - Page 42

no-image

isp1181

Manufacturer Part Number
isp1181
Description
Isp1181 Full-speed Universal Serial Bus Interface Device
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
isp1181ABS
Manufacturer:
PHILIPS
Quantity:
57 426
Part Number:
isp1181ABS
Manufacturer:
HARRIS
Quantity:
710
Part Number:
isp1181ABS
Manufacturer:
PHI/PB
Quantity:
1
Part Number:
isp1181ABS
Manufacturer:
ST
0
Part Number:
isp1181ABS
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
isp1181ADGG
Manufacturer:
EBM
Quantity:
2 000
Part Number:
isp1181ADGG
Manufacturer:
ST
0
Part Number:
isp1181ADGG
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
isp1181ADGGTM
Manufacturer:
ST
0
Part Number:
isp1181BBS
Manufacturer:
PHI/Pb
Quantity:
810
Part Number:
isp1181BBS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
isp1181BD
Manufacturer:
NXPLIPS
Quantity:
5 510
Part Number:
isp1181BD
Manufacturer:
SAMSUNS
Quantity:
5 510
Part Number:
isp1181BDGG
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
13. Interrupts
9397 750 08938
Product data
Table 49:
Figure 9
is logged in a status bit of the Interrupt Register. Corresponding bits in the Interrupt
Enable Register determine whether or not an event will generate an interrupt.
Interrupts can be masked globally by means of the INTENA bit of the Mode Register
(see
The active level and signalling mode of the INT output is controlled by the INTPOL
and INTLVL bits of the Hardware Configuration Register (see
settings after reset are active LOW and level mode. When pulse mode is selected, a
pulse of 166 ns is generated when the OR-ed combination of all interrupt bits
changes from logic 0 to logic 1.
Bit
31 to 24
23 to 10
9
8
7
6
5
4
3
2
1
0
Table
shows the interrupt logic of the ISP1181. Each of the indicated USB events
20).
Interrupt Register: bit description
Symbol
-
EP14 to EP1
EP0IN
EP0OUT
BUSTATUS
-
PSOF
SOF
EOT
SUSPND
RESUME
RESET
Rev. 04 — 30 October 2001
Description
reserved
A logic 1 indicates the interrupt source(s): endpoint 14 to 1
A logic 1 indicates the interrupt source: control IN endpoint
A logic 1 indicates the interrupt source: control OUT endpoint
Monitors the current USB bus status (0 = awake, 1 = suspend).
reserved
A logic 1 indicates that an interrupt is issued every 1 ms
because of the Pseudo SOF; after 3 missed SOFs ‘suspend’
state is entered.
A logic 1 indicates that a SOF condition was detected.
A logic 1 indicates that an internal EOT condition was generated
by the DMA Counter reaching zero.
A logic 1 indicates that an ‘awake’ to ‘suspend’ change of state
was detected on the USB bus.
A logic 1 indicates that a ‘resume’ state was detected.
A logic 1 indicates that a bus reset condition was detected,
© Koninklijke Philips Electronics N.V. 2001. All rights reserved.
Full-speed USB interface
Table
ISP1181
22). Default
42 of 71

Related parts for isp1181