isp1504a1 NXP Semiconductors, isp1504a1 Datasheet - Page 37

no-image

isp1504a1

Manufacturer Part Number
isp1504a1
Description
Isp1504a1; Isp1504c1 Ulpi Hi-speed Universal Serial Bus On-the-go Transceiver
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
isp1504a1ETTM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1504a1ETTM
Manufacturer:
ST
0
NXP Semiconductors
ISP1504A1_ISP1504C1_1
Product data sheet
9.10.1 Full-speed or low-speed host-initiated suspend and resume
9.10 USB suspend and resume
Figure 17
suspend and sometime later initiates resume signaling to wake up the downstream
peripheral. Note that
LINESTATE updates.
The sequence of events for a host and a peripheral, both with ISP1504x1, is as follows:
1. Idle: Initially, the host and the peripheral are idle. The host has its 15 k pull-down
2. Suspend: When the peripheral sees no bus activity for 3 ms, it enters the suspend
3. Resume K: When the host wants to wake up the peripheral, it sets OPMODE[1:0] to
4. EOP: When STP is asserted, the ISP1504x1 on the host side automatically appends
Fig 16. Preamble sequence
DATA[7:0]
resistors enabled (DP_PULLDOWN and DM_PULLDOWN are set to 1b) and 45
terminations disabled (TERMSELECT is set to 1b). The peripheral has the 1.5 k
pull-up resistor connected to DP for full-speed or DM for low-speed (TERMSELECT is
set to 1b).
state. The peripheral link places the PHY into low-power mode by setting the
SUSPENDM bit in the Function Control register, causing the PHY to draw only
suspend current. The host may or may not be powered down.
10b and transmits a K for at least 20 ms. The peripheral link sees the resume K on
LINESTATE, and asserts STP to wake up the PHY.
an EOP of two bits of SE0 at low-speed bit rate, followed by one bit of J. The
ISP1504x1 on the host side knows to add the EOP because DP_PULLDOWN and
DM_PULLDOWN are set to 1b for a host. After the EOP is completed, the host link
sets OPMODE[1:0] to 00b for normal operation. The peripheral link sees the EOP and
also resumes normal operation.
DP or DM
CLOCK
NXT
STP
DIR
DP and DM timing is not to scale.
illustrates how a host or a hub places a full-speed or low-speed peripheral into
Figure 17
FS SYNC
Rev. 01 — 6 August 2007
TXCMD (low-speed packet ID)
timing is not to scale, and does not show all RXCMD
PRE ID
FS
IDLE (min
4 FS bits)
ISP1504A1; ISP1504C1
LS SYNC
D0
ULPI HS USB OTG transceiver
LS PID
D1
LS D0
© NXP B.V. 2007. All rights reserved.
LS D1
004aaa714
37 of 80

Related parts for isp1504a1