mc33596 Freescale Semiconductor, Inc, mc33596 Datasheet - Page 11

no-image

mc33596

Manufacturer Part Number
mc33596
Description
Pll Tuned Uhf Receiver For Data Transfer Applications
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc33596A
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc33596FJE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc33596FJER2
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc33596FJER2
Quantity:
16 000
Company:
Part Number:
mc33596FJER2
Quantity:
16 000
Part Number:
mc33596XAAUKA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc33596XAAVFC
Manufacturer:
FREESCALE
Quantity:
20 000
R/W specifies the type of operation:
Thus, this bit is associated with the presence of information on MOSI (when writing) or MISO (when
reading).
Figure 4
slave. A received byte is considered internally on the eighth falling edge of SCLK. Consequently, the last
received bits, which do not form a complete byte, are lost.
10.3 Configuration Switching
This feature allows for defining two different configurations using two different banks, and for switching
them automatically during wakeup when using a strobe oscillator, or by means of the strobe pin actuation
by the MCU.
Freescale Semiconductor
(Output)
(Output)
CONFB
CONFB
(Input)
(Input)
(Input)
(Input)
SCLK
MOSI
MISO
SCLK
MOSI
MISO
SEB
SEB
0 = Read
1 = Write
and
Figure 5
A low level applied to CONFB does not affect the configuration register
contents.
N1 N0 A4 A3 A2 A1 A0 R/W
N1 N0 A4 A3 A2 A1 A0 R/W
show write and read operations in a typical SPI transfer. In both cases, the SPI is a
Figure 4. Write Operation in Configuration Mode (N[1:0] = 01)
Figure 5. Read Operation in Configuration Mode (N[1:0] = 01)
MC33596 Data Sheet, Rev. 3
D7 D6 D5 D4 D3 D2 D1
D7 D6 D5 D4 D3 D2 D1 D0
NOTE
D0
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
Register Access through SPI
11

Related parts for mc33596