mk50h27 STMicroelectronics, mk50h27 Datasheet - Page 43
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
mk50h27
Manufacturer Part Number
mk50h27
Description
Signalling System 7 Link Controller
Manufacturer
STMicroelectronics
Datasheet
1.MK50H27.pdf
(56 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mk50h27N
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
mk50h27Q-10
Manufacturer:
ST
Quantity:
12 388
Company:
Part Number:
mk50h27Q-25
Manufacturer:
ST
Quantity:
12 388
Company:
Part Number:
mk50h27Q33B
Manufacturer:
NIC
Quantity:
2 028
Company:
Part Number:
mk50h27Q33B
Manufacturer:
STMicroelectronics
Quantity:
10 000
AC TIMING SPECIFICATIONS CONTINUED - MK50H27 -25
T
No
13
14
15
16
17
18
19
20
21
22 ALE/DAS
23 ALE/DAS
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45 DALI/DALO
46
47
48
A
= 0 C to 70 C, V
BM)/BM1
Signal
RCLK
RCLK
RCLK
RCLK
RCLK
HLDA
HLDA
HLDA
DALI
DALI
DALI
DAS
DAS
DAL
DAL
DAL
DAL
DAL
DAL
DAL
DAL
DAL
DAL
DAL
ALE
ALE
ALE
RD
RD
RD
RD
A
A
Symbol
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
SWDH
SWDS
BMDD
DOFF
RDAS
RDAH
SRDS
SRDH
DASS
DASH
BMDE
HLAH
HLAS
ALES
ALHB
ALHS
DON
WAH
WDS
WDH
RCT
RCH
RCL
RCR
RCF
RDR
RDF
RDH
RDS
HHA
XAS
XAH
RIS
RIH
AS
AH
CC
= +5 V 5 percent, unless otherwise specified.
RCLK period
RCLK high time
RCLK low time
Rise time of RCLK
Fall time of RCLK
RD data rise time
RD data fall time
RD hold time after rising edge of RCLK
RD setup time prior to rising edge of
RCLK
Bus Master driver disable
Bus Master driver enable after rising
edge T1 SYSCLK
Delay to falling edge of HLDA from
falling edge of HOLD (Bus Master)
HLDA input setup time
Delay to rising edge HLDA from rising
edge HOLD
Address setup time
Address hold time
Address setup time
Address hold time
Data setup time (Bus Master read)
Data hold time (Bus Master read)
Address hold time (Bus Master write)
Data setup time (Bus Master write)
Data hold time (Bus Master write)
Data setup time (Bus Slave read)
Data hold time (Bus slave read)
Data hold time (Bus slave write)
Data setup time (Bus slave write)
ALE setup time
ALE hold time (asserted to de-
asserted) (DMA Burst)
ALE hold time (asserted to 3-State)
(Single DMA cycle)
DAS setup time from falling edge of T2
SYSCLK (Bus Master)
DAS hold time from rising edge of
SYSCLK (Bus Master)
Bus Master driver enable (from 3-
State to driven) (Bus Master)
DALI setup time (Bus Master read)
DALI hold time (Bus Master read)
Bus Master driver disable (from driven
to 3-State) (Bus Master)
Parameter
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Output Delay
Notes
Min.
20
10
10
15
10
10
10
8
8
0
0
0
0
2
8
0
0
0
0
5
MK50H27 -25
Typ.
Max.
20
20
30
20
35
20
15
25
25
25
25
30
15
20
25
15
25
15
25
20
8
8
8
8
MK50H27
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
43/56