clc1009ist5x Cadeka Microcircuits LLC., clc1009ist5x Datasheet - Page 11
![no-image](/images/no-image-200.jpg)
clc1009ist5x
Manufacturer Part Number
clc1009ist5x
Description
0.2ma, Low Cost, +2.7v & +5v, 35mhz Rail-to-rail Amplifers
Manufacturer
Cadeka Microcircuits LLC.
Datasheet
1.CLC1009IST5X.pdf
(16 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CLC1009IST5X
Manufacturer:
CADEKA
Quantity:
20 000
Advance Data Sheet
Table 1 provides the recommended R
loads. The recommended R
<1dB peaking in the frequency response.
For a given load capacitance, adjust R
tradeoff between settling time and bandwidth. In general,
reducing R
additional overshoot and ringing.
Overdrive Recovery
An overdrive condition is defined as the point when either
one of the inputs or the output exceed their specified
voltage range. Overdrive recovery is the time needed for
the amplifier to return to its normal or linear operating
point. The recovery time varies, based on whether the
input or output is overdriven and by how much the range
is exceeded. The CLC1009, CLC1019, and CLC2009 will
typically recover in less than 20ns from an overdrive
condition. Figure 7 shows the CLC1009 in an overdriven
condition.
©2009 CADEKA Microcircuits LLC
Input
Figure 6. Addition of R
C
100pF
10pF
20pF
50pF
L
(pF)
R
g
S
+
-
Table 1: Recommended R
will increase bandwidth at the expense of
R
f
R
TBD
TBD
TBD
TBD
S
(Ω)
R
S
s
S
for Driving Capacitive Loads
values result in approximately
C
L
-3dB BW (kHz)
S
R
for various capacitive
L
S
vs. C
Output
S
to optimize the
L
Layout Considerations
General layout and supply bypassing play major roles in
high frequency performance. CaDeKa has evaluation
boards to use as a guide for high frequency layout and as
an aid in device testing and characterization. Follow the
steps below as a basis for high frequency layout:
▪
▪
▪
▪
▪
Refer to the evaluation board layouts below for more
information.
Evaluation Board Information
The following evaluation boards are available to aid in the
testing and layout of these devices:
CEB002
CEB003
CEB006
CEB010
Evaluation Board
Include 6.8µF and 0.1µF ceramic capacitors for power
supply decoupling
Place the 6.8µF capacitor within 0.75 inches of the power pin
Place the 0.1µF capacitor within 0.1 inches of the power pin
Remove the ground plane under and around the part,
especially near the input and output pins to reduce
parasitic capacitance
Minimize all trace lengths to reduce series inductances
Figure 7. Overdrive Recovery
#
CLC1009, CLC1019 in SOT23
CLC1009 in SOIC
CLC2009 in SOIC
CLC2009 in MSOP
Products
www.cadeka.com
11