at49lh00b4 ATMEL Corporation, at49lh00b4 Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
at49lh00b4
Manufacturer Part Number
at49lh00b4
Description
4-megabit Top Boot, Bottom Partitioned Firmware Hub And Low-pin Count Flash Memory
Manufacturer
ATMEL Corporation
Datasheet
1.AT49LH00B4.pdf
(41 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
at49lh00b4-33JC
Manufacturer:
ATMEL
Quantity:
975
Part Number:
at49lh00b4-33JX
Manufacturer:
AT
Quantity:
20 000
7.6.4
7.6.5
7.6.6
14
AT49LH00B4
Additional Fields for LPC Memory Cycles
TAR (Turn-around) Field
SYNC (Synchronize) Field
strapped values are internally inverted. For example, if ID3 was strapped to GND, a logical value
of 1 would be compared against address bit A22. If the inverted states of the ID[3:0] pins match
with address bits A22 - A19, then the device will continue to decode the rest of cycle (see LPC
Multiple Device Selection for mode details).
Addresses are transferred to the device with the most significant nibble first.
Additional fields are required to complete an LPC read or write cycle. The placement of these
fields, in addition to the data field, depends on whether the cycle is an LPC read or write. The
LPC Read Cycle and LPC Write Cycle sections detail the order of the various fields.
This 2-clock field is driven by the master when it is turning control over to the LPC memory
device, and it is driven by the LPC device when it is turning control back over to the master. On
the first clock of the TAR field, the master or LPC device drives the FWH/LAD[3:0] lines to
1111b. On the second clock, the master or LPC device puts the FWH/LAD[3:0] lines into a high-
impedance state.
This field is used to add wait-states for an access. It can be several clocks in length. On target
cycles, this field is driven by the LPC memory device. If the LPC device needs to assert wait-
states, it does so by driving a “wait” SYNC value of 0101b on the FWH/LAD[3:0] pins until it is
ready. When ready, the device will drive a “ready” SYNC value of 0000b on the FWH/LAD[3:0]
lines. Valid values for the SYNC field are shown in
Table 7-6.
SYNC Value
0000b
0101b
Valid SYNC Values
SYNC Type
RSYNC (Ready SYNC) – Synchronization has been achieved with no error.
WSYNC (Wait SYNC) – Device is indicating wait-states (also referred to as
short-sync).
Table
7-6.
3379C–FLASH–3/05