tmp88cs43fg TOSHIBA Semiconductor CORPORATION, tmp88cs43fg Datasheet - Page 115

• Manufacturer Part Number: tmp88cs43fg
• Description: 8 Bit Microcontroller Tlcs-870/x Series
• Manufacturer: TOSHIBA Semiconductor CORPORATION

11.3 Function
11.3.1 Timer Mode
11.3.2 Event Counter Mode
11.3.3 Programmable Divider Output (PDO) Mode
pulse width modulation (PWM) output modes.
TimerCounter 4 has four types of operating modes: timer, event counter, programmable divider output (PDO), and
and the TC4DR value is detected, an INTTC4 interrupt is generated and the up-counter is cleared. After being
cleared, the up-counter restarts counting.
and the up-counter is cleared. After being cleared, the up-counter restarts counting at rising edge of the TC4
pin. Since a match is detected at the falling edge of the input pulse to the TC4 pin, the INTTC4 interrupt
request is generated at the falling edge immediately after the up-counter reaches the value set in TC4DR.
machine cycles is required for high- and low-going pulses.
ing with the internal clock.
PDO4 pin is switched to the opposite state and INTTC4 interrupt request is generated. The up-counter is
cleared at this time and then counting is continued. When a match between the up-counter and the TC4DR
value is detected, the logic level output from the PDO4 pin is switched to the opposite state again and INTTC4
interrupt request is generated. The up-counter is cleared at this time, and then counting and PDO are continued.
low, the duty pulse may be shorter than the programmed value.
In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter
In the event counter mode, the up-counter counts up at the rising edge of the input pulse to the TC4 pin.
When a match between the up-counter and the TC4DR value is detected, an INTTC4 interrupt is generated
The minimum pulse width applied to the TC4 pin are shown in Table 11-2. The pulse width larger than two
Note:The event counter mode can used in the NORMAL and IDLE modes only.
The programmable divider output (PDO) mode is used to generated a pulse with a 50% duty cycle by count-
When a match between the up-counter and the TC4DR value is detected, the logic level output from the
When the timer is stopped, the PDO4 pin is high. Therefore, if the timer is stopped when the PDO4 pin is
Table 11-1 Internal Source Clock for TimerCounter 4 (Example: fc = 20 MHz)
TC4CK
000
001
010
011
Table 11-2 External Source Clock for TimerCounter 4
Resolution
102.4
[μs]
High-going
6.4
1.6
0.4
Low-going
DV1CK = 0
Maximum Time Setting
26.11
1.63
0.41
0.10
[ms]
Page 105
NORMAL, IDLE Mode
NORMAL, IDLE mode
Minimum Pulse Width
2
2
Resolution
3
3
/fc
/fc
204.8
12.8
[μs]
3.2
0.8
DV1CK = 1
Maximum Time Setting
52.22
[ms]
3.28
0.82
0.20
TMP88CS43FG