tmp19a43fd TOSHIBA Semiconductor CORPORATION, tmp19a43fd Datasheet - Page 4

no-image

tmp19a43fd

Manufacturer Part Number
tmp19a43fd
Description
32-bit Risc Microprocessor
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp19a43fdXBG
Manufacturer:
TOSHIBA
Quantity:
16 670
Part Number:
tmp19a43fdXBG
Manufacturer:
Toshiba
Quantity:
10 000
Part Number:
tmp19a43fdXBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Company:
Part Number:
tmp19a43fdXBG
Quantity:
26
(6) 32-bit timer
(7) Clock timer
(8) General-purpose serial interface
(9) High-speed serial interface
(10) Serial bus interface
(11) 10-bit A/D converter (with S/H)
(12) 8-bit D/A converter
(13) Watchdog timer
(14) Interrupt function
(15) Input and output ports ...............143 terminals
(16) Standby function
(17) Clock generator
(18) Endian: Bi-endian (big-endian/little-endian)
(19) Maximum operating frequency
(20) Operating voltage range
(21) Package
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
P-FBGA193 (12 mm K 12 mm, 0.65 mm pitch)
32-bit input capture register
32-bit compare register
32-bit time base timer
Selectable between the UART mode and the synchronization mode
Selectable between the UART mode and the high-speed synchronization mode (maximum speed:
10 Mbps in the high-speed synchronization mode @40MHz)
Selectable between the I
Start by an external trigger, and the internal timer activated by a trigger
Fixed channel/scan mode
Single/repeat mode
High-priority conversion mode
Timer monitor function
Conversion time 1.15 2sec(@ 40MHz)
CPU: 2 factors ...................software interrupt instruction
Internal: 46 factors.............The order of precedence can be set over 7 levels
External: 48 factors ..........The order of precedence can be set over 7 levels.
Three standby modes (IDLE, SLEEP, STOP)
Built-in PLL (multiplication by 4)
Clock gear function: The high-speed clock can be divided into 3/4, 1/2, 1/4 or 1/8.
Sub-clock: SLOW and SLEEP modes (32.768 kHz)
40 MHz (PLL multiplication)
Core:
I/O and ADC:
DAC:
1.35 V to 1.65 V
2.7 V to 3.6 V
2.3 V to 2.7 V
2
TMP19A43 (rev2.0) 1-3
C bus mode and the clock synchronization mode
(except the watchdog timer interrupt).
Because 32 factors are associated with KWUP, the number of interrupt
factors is one.
: 4 channels
: 3 channels
: 3 channels
: 16 channels
: 1 channel
: 8 channels
: 1 channel
: 1 channel
: 1 channel
: 2 channels
Overview and Features
TMP19A43

Related parts for tmp19a43fd