lpc2468fet208 NXP Semiconductors, lpc2468fet208 Datasheet - Page 54

no-image

lpc2468fet208

Manufacturer Part Number
lpc2468fet208
Description
Lpc2468 Single-chip 16-bit/32-bit Micro; 512 Kb Flash, Ethernet, Can, Isp/iap, Usb 2.0 Device/host/otg, External Memory Interface
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2468FET208
Manufacturer:
NXP
Quantity:
8 000
Part Number:
LPC2468FET208
Manufacturer:
NXP
Quantity:
1 769
Part Number:
LPC2468FET208
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2468FET208
0
Part Number:
lpc2468fet208+551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
lpc2468fet208,551
Manufacturer:
NXP
Quantity:
6 174
Part Number:
lpc2468fet208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
10. Dynamic characteristics
Table 9.
C
[1]
Table 10.
T
[1]
[2]
[3]
LPC2468_2
Preliminary data sheet
Symbol
t
t
t
V
t
t
t
t
t
t
Symbol
External clock
f
T
t
t
t
t
I
t
SSP interface
t
r
f
FRFM
FEOPT
FDEOP
JR1
JR2
EOPR1
EOPR2
osc
CHCX
CLCX
CLCH
CHCL
2
f(o)
su(SPI_MISO)
amb
L
cy(clk)
CRS
C-bus pins (P0[27] and P0[28])
= 50 pF; R
Characterized but not implemented as production test. Guaranteed by design.
Parameters are valid over operating temperature range unless otherwise specified.
Typical ratings are not guaranteed. The values listed are at room temperature (25 C), nominal supply voltages.
Bus capacitance C
= 40 C to +85 C for commercial applications; V
Dynamic characteristics of USB pins (full-speed)
Dynamic characteristics
pu
= 1.5 k on D+ to V
Parameter
oscillator frequency
clock cycle time
clock HIGH time
clock LOW time
clock rise time
clock fall time
output fall time
SPI_MISO set-up time
Parameter
rise time
fall time
differential rise and fall time
matching
output signal crossover voltage
source SE0 interval of EOP
source jitter for differential transition
to SE0 transition
receiver jitter to next transition
receiver jitter for paired transitions
EOP width at receiver
EOP width at receiver
b
in pF, from 10 pF to 400 pF.
DD(3V3)
,unless otherwise specified.
Rev. 02 — 16 October 2007
DD(3V3)
Conditions
V
T
measured in
SPI Master
mode; see
Figure 9
Conditions
10 % to 90 %
10 % to 90 %
see
see
10 % to 90 %
must reject as
EOP; see
Figure 8
must accept as
EOP; see
Figure 8
t
amb
IH
r
/ t
to V
Figure 8
Figure 8
f
= 25 C;
over specified ranges.
IL
Min
1
40
T
T
-
-
20 + 0.1
-
[1]
[1]
cy(clk)
cy(clk)
Min
8.5
7.7
-
1.3
160
40
82
2
18.5
9
[1]
0.4
0.4
C
b
[3]
Fast communication chip
Typ
-
-
-
-
-
-
-
-
-
-
Typ
-
-
-
-
-
-
-
11
[2]
LPC2468
© NXP B.V. 2007. All rights reserved.
Max
13.8
13.7
109
2.0
175
+5
+18.5
+9
-
-
Max
24
100
-
-
5
5
-
-
Unit
ns
ns
%
V
ns
ns
ns
ns
ns
ns
54 of 67
Unit
MHz
ns
ns
ns
ns
ns
ns
ns

Related parts for lpc2468fet208