z8f1621 ZiLOG Semiconductor, z8f1621 Datasheet - Page 105

no-image

z8f1621

Manufacturer Part Number
z8f1621
Description
High Performance 8-bit Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z8f1621AN020EC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z8f1621AN020EC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z8f1621AN020EG
Manufacturer:
Zilog
Quantity:
356
Part Number:
z8f1621AN020EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z8f1621AN020SC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z8f1621AN020SC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z8f1621AN020SG
Manufacturer:
Zilog
Quantity:
918
Part Number:
z8f1621PM020SG
Manufacturer:
Zilog
Quantity:
673
Part Number:
z8f1621VN020SG
Manufacturer:
Zilog
Quantity:
6
PS019921-0308
Caution:
When the Timer Output alternate function TxOUT on a GPIO port pin is en-
1 = Timer Output is forced High (1) when the timer is disabled. When enabled, the
Timer Output is forced Low (0) upon PWM count match and forced High (1) upon
Reload.
CAPTURE mode
0 = Count is captured on the rising edge of the Timer Input signal.
1 = Count is captured on the falling edge of the Timer Input signal.
COMPARE mode
When the timer is disabled, the Timer Output signal is set to the value of this bit.
When the timer is enabled, the Timer Output signal is complemented upon timer
Reload.
GATED mode
0 = Timer counts when the Timer Input signal is High (1) and interrupts are
1 = Timer counts when the Timer Input signal is Low (0) and interrupts are
CAPTURE/COMPARE mode
0 = Counting is started on the first rising edge of the Timer Input signal. The
1 = Counting is started on the first falling edge of the Timer Input signal. The
PRES—Prescale value.
The timer input clock is divided by 2
prescaler is reset each time the Timer is disabled. This insures proper clock division
each time the Timer is restarted.
000 = Divide by 1
001 = Divide by 2
010 = Divide by 4
011 = Divide by 8
100 = Divide by 16
101 = Divide by 32
abled, TxOUT will change to whatever state the TPOL bit is in. The timer does
not need to be enabled for that to happen. Also, the Port data direction sub reg-
ister is not needed to be set to output on TxOUT. Changing the TPOL bit with
the timer enabled and running does not immediately change the TxOUT.
generated on the falling edge of the Timer Input.
current count is captured on subsequent rising edges of the Timer Input signal.
generated on the rising edge of the Timer Input.
current count is captured on subsequent falling edges of the Timer Input signal.
PRES
, where PRES can be set from 0 to 7. The
Z8 Encore! XP
Product Specification
®
F64XX Series
Timers
91

Related parts for z8f1621