xr16m564 Exar Corporation, xr16m564 Datasheet - Page 31

no-image

xr16m564

Manufacturer Part Number
xr16m564
Description
1.62v To 3.63v Quad Uart With 32-byte Fifo
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr16m564DIV64-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16m564IJ68-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16m564IV64-F
Manufacturer:
EXAR
Quantity:
5 000
Part Number:
xr16m564IV64-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16m564IV64-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16m564IV80-F
Manufacturer:
Exar Corporation
Quantity:
10 000
REV. 1.0.0
The Line Control Register is used to specify the asynchronous data communication format. The word or
character length, the number of stop bits, and the parity are selected by writing the appropriate bits in this
register.
LCR[1:0]: TX and RX Word Length Select
These two bits specify the word length to be transmitted or received.
LCR[2]: TX and RX Stop-bit Length Select
The length of stop bit is specified by this bit in conjunction with the programmed word length.
LCR[3]: TX and RX Parity Select
Parity or no parity can be selected via this bit. The parity bit is a simple way used in communications for data
integrity check. See
LCR[4]: TX and RX Parity Select
If the parity bit is enabled with LCR bit-3 set to a logic 1, LCR BIT-4 selects the even or odd parity format.
4.6
Logic 0 = No parity.
Logic 1 = A parity bit is generated during the transmission while the receiver checks for parity error of the
data character received.
Logic 0 = ODD Parity is generated by forcing an odd number of logic 1’s in the transmitted character. The
receiver must be programmed to check the same format (default).
Logic 1 = EVEN Parity is generated by forcing an even number of logic 1’s in the transmitted character. The
receiver must be programmed to check the same format.
Line Control Register (LCR) - Read/Write
Table 13
for parity selection summary below.
BIT-1
BIT-2
0
0
1
1
0
1
1
LENGTH
BIT-0
5,6,7,8
W
6,7,8
0
1
0
1
ORD
5
31
1.62V TO 3.63V QUAD UART WITH 32-BYTE FIFO
S
W
TOP BIT LENGTH
(B
ORD LENGTH
5 (default)
1 (default)
IT TIME
1-1/2
6
7
8
2
(
S
))
XR16M564/564D

Related parts for xr16m564