xr16m890 Exar Corporation, xr16m890 Datasheet - Page 33
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16m890
Manufacturer Part Number
xr16m890
Description
Uart With 128-byte Fifo And Integrated Level Shifters
Manufacturer
Exar Corporation
Datasheet
1.XR16M890.pdf
(63 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr16m890IL32-F
Manufacturer:
EXAR
Quantity:
1 420
Part Number:
xr16m890IL32-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16m890IM48-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16m890IM48-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16m890IM48TR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
REV. P1.1.1
ISR[0]: Interrupt Status
•
•
ISR[3:1]: Interrupt Status
These bits indicate the source for a pending interrupt at interrupt priority levels (See
ISR[4]: Interrupt Status (requires EFR bit-4 = 1)
This bit is enabled when EFR bit-4 is set to a logic 1. ISR bit-4 indicates that the receiver detected a data match
of the Xoff, Xon or special character(s).
ISR[5]: Interrupt Status (requires EFR bit-4 = 1)
ISR bit-5 indicates that CTS# or RTS# has changed state from LOW to HIGH.
ISR[6]: GPIO Interrupt Status
This bit reports the GPIO interrupt status. When a GPIO interrupt has been generated, this bit will be the
inverse of ISR[7]. When the GPIO interrupt is not enabled, this bit will match ISR[7] for 16550 compatibility
(See
ISR[7]: FIFO Enable Status
This bit is set to a logic 0 when the FIFOs are disabled. It is set to a logic 1 when the FIFOs are enabled (See
Table
P
Logic 0 = An interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt
service routine.
Logic 1 = No interrupt pending (default condition).
L
RIORITY
FCR[0]
EVEL
6
7
-
Table
0
0
0
1
1
1
9).
9).
B
IT
0
1
0
FIFO Disabled
FIFO Disabled
FIFO Disabled
FIFO Enabled
FIFO Enabled
FIFO Enabled
-5
FIFO M
B
IT
1
0
0
ODE
-4
ISR R
T
ABLE
B
EGISTER
IT
T
0
0
0
GPIO I
ABLE
-3
9: FIFO E
(GPIOINT R
B
8: I
NTERRUPT
S
IT
TATUS
0
0
0
UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
-2
NTERRUPT
Yes
Yes
Yes
Yes
No
No
NABLE
EGISTER
B
B
ITS
E
IT
0
0
0
NABLED
-1
PRELIMINARY
S
S
TATUS
)
OURCE AND
33
B
IT
0
0
1
/GPIO I
-0
GPIO I
No GPIO Interrupt
No GPIO Interrupt
No GPIO Interrupt
No GPIO Interrupt
RXRDY (Received Xon, Xoff or Special character)
CTS#, RTS# change of state
None (default) or Wakeup interrupt
GPIO Interrupt
GPIO Interrupt
P
NTERRUPT
NTERRUPT
RIORITY
L
EVEL
S
S
TATUS
S
TATUS
OURCE OF INTERRUPT
Table
ISR[7]
0
0
0
1
1
1
8).
XR16M890
ISR[6]
0
0
1
1
1
0