xr16m890 Exar Corporation, xr16m890 Datasheet - Page 39
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16m890
Manufacturer Part Number
xr16m890
Description
Uart With 128-byte Fifo And Integrated Level Shifters
Manufacturer
Exar Corporation
Datasheet
1.XR16M890.pdf
(63 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr16m890IL32-F
Manufacturer:
EXAR
Quantity:
1 420
Part Number:
xr16m890IL32-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16m890IM48-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16m890IM48-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16m890IM48TR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
REV. P1.1.1
LSR[4]: Receive Break Tag
•
•
LSR[5]: Transmit Holding Register Empty Flag
This bit is the Transmit Holding Register Empty indicator. The THR bit is set to a logic 1 when the last data byte
is transferred from the transmit holding register to the transmit shift register. The bit is reset to logic 0
concurrently with the data loading to the transmit holding register by the host. In the FIFO mode this bit is set
when the transmit FIFO is empty, it is cleared when the transmit FIFO contains at least 1 byte.
LSR[6]: THR and TSR Empty Flag
This bit is set to a logic 1 whenever the transmitter goes idle. It is set to logic 0 whenever either the THR or
TSR contains a data character. In the FIFO mode this bit is set to a logic 1 whenever the transmit FIFO and
transmit shift register are both empty.
LSR[7]: Receive FIFO Data Error Flag
•
•
Logic 0 = No break condition (default).
Logic 1 = The receiver received a break signal (RX was LOW for at least one character frame time). In the
FIFO mode, only one break character is loaded into the FIFO. The break indication remains until the RX
input returns to the idle condition, “mark” or HIGH.
Logic 0 = No FIFO error (default).
Logic 1 = A global indicator for the sum of all error bits in the RX FIFO. At least one parity error, framing error
or break indication is in the FIFO data. This bit clears when there is no more error(s) in any of the bytes in the
RX FIFO.
UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
PRELIMINARY
39
XR16M890