xr16v2750 Exar Corporation, xr16v2750 Datasheet - Page 36

no-image

xr16v2750

Manufacturer Part Number
xr16v2750
Description
High Performance Duart With 64-byte Fifo
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr16v2750IL-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16v2750IL-F
Quantity:
5 903
Company:
Part Number:
xr16v2750IL-F
Quantity:
5 493
Part Number:
xr16v2750IM-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v2750IM-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16v2750IM-F-ND
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16v2750IMTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
XR16V2750
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
This register is accessible when LCR = 0xBF. Note that this register is not identical to the FIFO Level Count
Register which is located in the general register set when FCTR bit-6 = 1 (Scratchpad Register Swap). It is
suggested to read the FIFO Level Count Register at the Scratchpad Register location when FCTR bit-6 = 1.
See
FC[7:0]: RX/TX FIFO Level Count
Receive/Transmit FIFO Level Count. Number of characters in Receiver FIFO (FCTR[7] = 0) or Transmitter
FIFO (FCTR[7] = 1) can be read via this register. Reading this register is not recommended when transmitting
or receiving data.
This register controls the XR16V2750 functions that are not available in ST16C2450 or ST16C2550.
FCTR[1:0]: RTS Hysteresis
User selectable RTS# hysteresis levels for hardware flow control application. After reset, these bits are set to
“0” to select the next trigger level for hardware flow control. See
FCTR[2]: IrDa RX Inversion
FCTR[3]: Auto RS-485 Direction Control
4.18
Logic 0 = Select RX input as encoded IrDa data (Idle state will be LOW).
Logic 1 = Select RX input as inverted encoded IrDa data (Idle state will be HIGH).
Logic 0 = Standard ST16C550 mode. Transmitter generates an interrupt when transmit holding register
becomes empty and transmit shift register is shifting data out.
Logic 1 = Enable Auto RS485 Direction Control function. The direction control signal, RTS# pin, changes its
output logic state from LOW to HIGH one bit time after the last stop bit of the last character is shifted out.
Also, the Transmit interrupt generation is delayed until the transmitter shift register becomes empty. The
RTS# output pin will automatically return to a LOW when a data byte is loaded into the TX FIFO. However,
RTS# behavior can be inverted by setting EMSR[3] = 1.
Table
Feature Control Register (FCTR) - Read/Write
12.
36
Table 13
for more details.
REV. 1.0.3

Related parts for xr16v2750