xr16l2550im Exar Corporation, xr16l2550im Datasheet - Page 21
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16l2550im
Manufacturer Part Number
xr16l2550im
Description
Industry Smallest Package Uart With 2.25v To 5.5v Operation
Manufacturer
Exar Corporation
Datasheet
1.XR16L2550IM.pdf
(46 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XR16L2550IM
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16l2550im-F
Manufacturer:
LT
Quantity:
350
Company:
Part Number:
xr16l2550im-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16l2550im-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16l2550imTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
REV. 1.1.2
A
A2-A0
DDRESS
0 0 0
0 0 0
0 0 1
0 1 0
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
0 0 0
0 0 1
0 0 0
0 0 1
T
ABLE
DREV
N
DVID
MCR
RHR
MSR
DLM
THR
FCR
LCR
SPR
R
LSR
DLL
IER
ISR
AME
EG
8: INTERNAL REGISTERS DESCRIPTION.
RD/WR
RD/WR Divisor
RD/WR
RD/WR
RD/WR
RD/WR
W
R
WR
WR
RD
RD
RD
RD
RD
RD
EAD
RITE
/
RX FIFO
RX FIFO
CTS Int.
Enabled
Enable
Trigger
Enable
Global
FIFOs
B
Pres-
BRG
caler
Error
Input
Bit-7
Bit-7
CD#
Bit-7
Bit-7
Bit-7
Bit-7
IT
0/
0/
0
-7
RX FIFO
IR Mode
RTS Int.
Enabled
ENable
Enable
Trigger
Set TX
THR &
FIFOs
Empty
Break
B
Input
Bit-6
Bit-6
Bit-6
Bit-6
Bit-6
Bit-6
TSR
RI#
IT
0/
0/
0
-6
16C550 Compatible Registers
Baud Rate Generator Divisor
Set Par-
XonAny
Xoff Int.
Enable
Source
Empty
DSR#
B
Input
Bit-5
Bit-5
Bit-5
THR
Bit-5
Bit-5
Bit-5
Bit-5
INT
IT
ity
0/
0/
0/
0
0
-5
21
Lopback
Internal
Source
Enable
Enable
Break
Sleep
Mode
Parity
CTS#
B
Even
Input
Bit-4
Bit-4
Bit-4
Bit-4
Bit-4
Bit-4
Bit-4
INT
RX
IT
0/
0/
0
0
-4
S
LOW VOLTAGE DUART WITH 16-BYTE FIFO
HADED BITS ARE ENABLED WHEN
Modem
Source
Enable
Enable
Enable
Output
Enable
OP2#/
Fram-
Mode
Parity
B
Delta
DMA
Error
Bit-3
Bit-3
Bit-3
Bit-3
Bit-3
Bit-3
Bit-3
Stat.
CD#
INT
INT
Int.
RX
ing
IT
0
-3
RX Line
Source
(OP1#)
Enable
Reset
Parity
B
Delta
FIFO
Rsvd
Error
Bit-2
Bit-2
Bit-2
Bit-2
Bit-2
Bit-2
Bit-2
Stat.
Stop
Bits
INT
RI#
Int.
RX
TX
IT
0
-2
Control
Enable
Source
Length
Output
Empty
DSR#
Reset
RTS#
Over-
Word
B
FIFO
Error
Delta
Bit-1
Bit-1
Bit-1
Bit-1
Bit-1
Bit-1
Bit-1
Bit-1
INT
RX
RX
run
TX
Int
IT
1
-1
Control
Enable
Source
Enable
Length
Output
Ready
FIFOs
DTR#
CTS#
B
Word
Delta
Bit-0
Bit-0
Data
Bit-0
Bit-0
Data
Bit-0
Bit-0
Bit-0
Bit-0
INT
RX
Int.
RX
EFR B
IT
0
-0
XR16L2550
IT
LCR ≠ 0xBF
LCR ≠ 0xBF
-4=1
LCR[7] = 0
DLM=0x00
DLL=0x00
C
LCR[7]=1
LCR[7]=1
OMMENT