xr16l2550im Exar Corporation, xr16l2550im Datasheet - Page 46
xr16l2550im
Manufacturer Part Number
xr16l2550im
Description
Industry Smallest Package Uart With 2.25v To 5.5v Operation
Manufacturer
Exar Corporation
Datasheet
1.XR16L2550IM.pdf
(46 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XR16L2550IM
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16l2550im-F
Manufacturer:
LT
Quantity:
350
Company:
Part Number:
xr16l2550im-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16l2550im-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16l2550imTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
XR16L2550
REV. 1.1.2
ABSOLUTE MAXIMUM RATINGS...................................................................................34
TYPICAL PACKAGE THERMAL RESISTANCE DATA (MARGIN OF ERROR: ± 15%) 34
ELECTRICAL CHARACTERISTICS ................................................................................34
PACKAGE DIMENSIONS (48 PIN TQFP - 7 X 7 X 1 MM)...............................................41
PACKAGE DIMENSIONS (44 PIN PLCC) .......................................................................42
PACKAGE DIMENSIONS (32 PIN QFN - 5 X 5 X 0.9 MM)..............................................43
T
ABLE OF
DC E
AC E
R
4.5 FIFO CONTROL REGISTER (FCR) - WRITE-ONLY ...................................................................................... 25
4.6 LINE CONTROL REGISTER (LCR) - READ/WRITE ...................................................................................... 26
4.7 MODEM CONTROL REGISTER (MCR) OR GENERAL PURPOSE OUTPUTS CONTROL - READ/WRITE 27
4.8 LINE STATUS REGISTER (LSR) - READ ONLY ........................................................................................... 28
4.9 MODEM STATUS REGISTER (MSR) - READ ONLY .................................................................................... 29
4.10 SCRATCH PAD REGISTER (SPR) - READ/WRITE .................................................................................... 30
4.11 BAUD RATE GENERATOR REGISTERS (DLL AND DLM) - READ/WRITE .............................................. 30
4.12 DEVICE IDENTIFICATION REGISTER (DVID) - READ ONLY .................................................................... 30
4.13 DEVICE REVISION REGISTER (DREV) - READ ONLY .............................................................................. 31
4.14 ENHANCED FEATURE REGISTER (EFR) .................................................................................................. 31
4.15 SOFTWARE FLOW CONTROL REGISTERS (XOFF1, XOFF2, XON1, XON2) - READ/WRITE ................ 32
Unless otherwise noted: TA=-40o to +85oC, Vcc is 2.25V to 5.5V, .......................................................................... 35
70 pF load where applicable...................................................................................................................................... 35
EVISION
T
T
T
T
T
F
F
F
F
F
F
F
F
F
F
ABLE
ABLE
ABLE
ABLE
ABLE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
IGURE
LECTRICAL
LECTRICAL
4.4.1 INTERRUPT GENERATION: ...................................................................................................................................... 24
4.4.2 INTERRUPT CLEARING: ........................................................................................................................................... 24
9: I
10: R
11: P
12: S
13: UART RESET CONDITIONS FOR CHANNEL A AND B............................................................................................ 33
14. C
15. M
17. D
16. D
18. R
19. T
20. R
21. R
22. T
23. T
H
C
ISTORY
NTERRUPT
ONTENTS
ECEIVE
ARITY SELECTION
OFTWARE
RANSMIT
RANSMIT
RANSMIT
LOCK
ATA
ATA
ECEIVE
ECEIVE
ECEIVE
ODEM
C
C
HARACTERISTICS
HARACTERISTICS
B
B
.......................................................................................................................................44
T
US
US
FIFO T
I
IMING
NPUT
S
R
R
R
F
R
R
R
OURCE AND
W
R
EADY
EADY
EADY
LOW
EADY
EADY
EADY
EAD
RITE
............................................................................................................
/O
............................................................................................................................................................. 36
RIGGER
UTPUT
& I
& I
& I
C
T
........................................................................................................................................................ 27
T
& I
& I
& I
ONTROL
IMING
IMING
NTERRUPT
NTERRUPT
NTERRUPT
NTERRUPT
NTERRUPT
NTERRUPT
P
T
L
.............................................................................................................................................. 37
RIORITY
EVEL
IMING
............................................................................................................................................. 37
F
..............................................................................................................34
..............................................................................................................35
UNCTIONS
S
T
T
T
F
IMING
T
IMING
IMING
T
T
ELECTION
OR
L
IMING
IMING
IMING
EVEL
C
HANNELS
[N
[FIFO M
[FIFO M
........................................................................................................................ 31
....................................................................................................................... 24
[N
[FIFO M
[FIFO M
ON
ON
................................................................................................................... 26
-FIFO M
-FIFO M
ODE
ODE
A & B ................................................................................................. 36
ODE
ODE
II
, DMA D
, DMA E
ODE
, DMA M
, DMA M
ODE
]
FOR
]
FOR
NABLED
ISABLED
LOW VOLTAGE DUART WITH 16-BYTE FIFO
ODE
ODE
C
C
HANNELS
HANNELS
D
E
]
NABLED
]
ISABLED
FOR
FOR
C
A & B ......................................................... 38
C
A & B ....................................................... 38
HANNELS
]
HANNELS
]
FOR
FOR
C
C
HANNELS
HANNELS
A & B......................................... 39
A & B........................................ 39
A & B ............................ 40
A & B............................ 40
xr
I