xr88c681 Exar Corporation, xr88c681 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr88c681
Manufacturer Part Number
xr88c681
Description
Cmos Dual Channel Uart Duart
Manufacturer
Exar Corporation
Datasheet
1.XR88C681.pdf
(101 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr88c681CJ
Manufacturer:
XR
Quantity:
20 000
Company:
Part Number:
xr88c681CJ-F
Manufacturer:
Exar
Quantity:
113
Company:
Part Number:
xr88c681CJ-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr88c681CJ-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr88c681CJTR
Manufacturer:
NEC
Quantity:
1 495
Company:
Part Number:
xr88c681CJTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr88c681CP-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr88c681CP/28
Manufacturer:
MIT
Quantity:
6 220
Company:
Part Number:
xr88c681CP/40
Manufacturer:
TP
Quantity:
6 238
Part Number:
xr88c681CP/40
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr88c681CP/40-F
Manufacturer:
Linear
Quantity:
185
44 PLCC
Rev. 2.11
38
39
40
41
41
42
42
43
43
44
40 PDIP,
CDIP
34
35
36
37
37
38
38
39
39
40
28 PDIP
25
26
27
28
(C/T_EX)
(Z-Mode)
(Z-Mode)
Symbol
(RXCB)
(RXCA)
RESET
(TXCB)
-IACK
V
-CS
IEO
IP2
IP6
IP5
IP4
IEI
CC
PWR
Type
O
I
I
I
I
I
I
I
I
7
Description
Master Reset (Active High). Asserting this input clears in-
ternal registers, SR, ISR, IMR, OPR, OPCR, and initializes
the IVR to 0F16. Asserting this input also stops the Counter/
Timer, puts OP0 - OP7 in the high state, and places both
serial channels in the inactive state with TXDA and TXDB
outputs marking (high).
Chip Select (Active Low). The data bus is tri-stated when
-CS is “high.” Data transfers between the CPU and the
DUART via D0 - D7 are enabled when -CS is “low”.
Input 2. (General Purpose Input). This input pin can also
be programmed to function as the “Counter/Timer external
clock” input (C/T_EX).
Input 6 (I-Mode). General Purpose Input pin. This input pin
can also be programmed to function as the External Receiv-
er Clock for Channel B (RXCB).
Interrupt Acknowledge Input (Z-Mode). Active Low.
This input is the CPU’s response to the Interrupt Request
issued by the DUART device. When the CPU asserts this
input, it indicates that the DUART’s interrupt request is about
to be serviced, and that the very next cycle will be an Inter-
rupt Acknowledge Cycle. The DUART will respond to the
CPU’s Interrupt Acknowledge by placing the contents of the
Interrupt Vector Register (IVR) on the data bus (D0 - D7).
Input 5 (I-Mode). General Purpose Input pin. This pin can
also be configured to function as the external clock input for
the Transmitter of Channel B (TXCB).
Interrupt Enable Output (Z-Mode). Active High.
This output pin is normally “high”. However, either of the
following two conditions can cause this output pin to be ne-
gated (toggled “low”).
1. If the IEI (Interrupt Enable Input) pin is “low”. If IEO is
2. The DUART has issued an Interrupt Request to the CPU
Input 4 (I-Mode). General Purpose Input pin. This input pin
can also be configured to function as the external clock input
for the Receiver of Channel A (RXCA).
Interrupt Enable Input (Z-Mode). Active High.
If this active-high input is at a logic “high”, the DUART is ca-
pable of generating all non-masked Interrupt Requests to the
CPU. If this input is at a logic “low”, the DUART is inhibited
from generating any Interrupt Requests to the CPU.
Most Positive Power Supply.
“low” because of the IEI pin, IEO will toggle “high” once
the IEI has toggled “high”.
(-INTR pin is toggled “low”). If IEO is “low” because the
DUART has requested an Interrupt, then IEO will remain
“low”, throughout the Interrupt Service Routine, until the
CPU has invoked the “” command.
XR88C681