xr17l154iv Exar Corporation, xr17l154iv Datasheet - Page 39

• Manufacturer Part Number: xr17l154iv
• Description: 3.3v Pci Bus Quad Uart
• Manufacturer: Exar Corporation

XR17L154
3.3V PCI BUS QUAD UART
REV. 1.1.0
MCR[7]: Clock Prescaler Select
Line Status Register (LSR)
This register provides the status of data transfers between the UART and the host. If IER bit-2 is enabled, an
LSR interrupt is generated when a received data error occurs due to Overrrun, Parity or Framing. If LSR[0] =
logic 0, then LSR bits 1-4 are invalid.
LSR[0]: Receive Data Ready Indicator
LSR[1]: Receiver Overrun Error Tag
LSR[2]: Receive Data Parity Error Tag
LSR[3]: Receive Data Framing Error Tag
LSR[4]: Receive Break Tag
LSR[5]: Transmit Holding Register Empty Flag
This bit is the Transmit Holding Register Empty indicator. This bit indicates that the transmitter is ready to
accept a new character for transmission. In addition, this bit causes the UART to issue an interrupt to the host
when the THR interrupt enable is set. The THR bit is set to a logic 1 when the last data byte is transferred from
the transmit holding register to the transmit shift register. The bit is reset to logic 0 concurrently with the data
loading to the transmit holding register by the host. In the FIFO mode this bit is set when the transmit FIFO is
empty; it is cleared when at least 1 byte is written to the transmit FIFO.
LSR[6]: Transmit Shift Register Empty Flag
This bit is the Transmit Shift Register Empty indicator. This bit is set to a logic 1 whenever the transmitter goes
idle. It is set to logic 0 whenever either the THR or TSR contains a data character. In the FIFO mode this bit is
set to one whenever the transmit FIFO and transmit shift register are both empty.
Logic 0 = Divide by one. The input clock from the crystal or external clock is fed directly to the Programmable
Baud Rate Generator without further modification, i.e., divide by one (default).
Logic 1 = Divide by four. The prescaler divides the input clock from the crystal or external clock by four and
feeds it to the Programmable Baud Rate Generator, hence, data rates become one forth.
Logic 0 = No data in receive holding register or FIFO (default).
Logic 1 = Data has been received and is saved in the receive holding register or FIFO.
Logic 0 = No overrun error (default).
Logic 1 = Overrun error. A data overrun error condition occurred in the receive shift register. This happens
when additional data arrives while the FIFO is full. In this case the previous data in the receive shift register is
overwritten. Note that under this condition the data byte in the receive shift register is not transferred into the
FIFO, therefore the data in the FIFO is not corrupted by the error. Automatic Hardware (RTS/CTS) or
Software (Xon/Xoff) Flow Control should be considered if this condition persists.
Logic 0 = No parity error (default).
Logic 1 = Parity error. The receive character in RHR does not have correct parity information and is suspect.
This error is associated with the character available for reading in RHR.
Logic 0 = No framing error (default).
Logic 1 = Framing error tag. The receive character did not have a valid stop bit(s). This error tag is associated
with the character available for reading in RHR.
Logic 0 = No break condition (default).
Logic 1 = The receiver received a break signal (RX was a logic 0 for one character frame time). In the FIFO
mode, only one break character is loaded into the FIFO. The break indication remains until the RX input
returns to the idle condition, “mark” or logic 1.
39
DISCONTINUED
áç
áç
áç
áç