sc16c652b NXP Semiconductors, sc16c652b Datasheet - Page 19

no-image

sc16c652b

Manufacturer Part Number
sc16c652b
Description
5v, 3.3 V And 2.5v Dual Uart, 5 Mbit/s Max. ,with 32-byte Fifos And Infrared Irda Encoder/decoder
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16C652B
Manufacturer:
PHILIPS
Quantity:
42
Part Number:
SC16C652B
Manufacturer:
XILINX
0
Part Number:
sc16c652bIB48
Manufacturer:
AD
Quantity:
9 600
Part Number:
sc16c652bIB48
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
sc16c652bIB48
Quantity:
1 200
Company:
Part Number:
sc16c652bIB48
Quantity:
1 246
Company:
Part Number:
sc16c652bIB48
Quantity:
20
Part Number:
sc16c652bIB48,128
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
sc16c652bIB48,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
sc16c652bIB48,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
SC16C652B_4
Product data sheet
Table 11:
Table 12:
Table 13:
Bit
3
(cont.)
2
1
0
FCR[7]
0
0
1
1
FCR[5]
0
0
1
1
Symbol
FCR[2]
FCR[1]
FCR[0]
FIFO Control Register bits description
RCVR trigger levels
TX FIFO trigger levels
FCR[6]
0
1
0
1
FCR[4]
0
1
0
1
Description
Transmit operation in mode ‘1’: When the SC16C652B is in FIFO mode
(FCR[0] = logic 1; FCR[3] = logic 1), the TXRDY pin will be a logic 1 when the
transmit FIFO is completely full. It will be a logic 0 when the trigger level has
been reached.
Receive operation in mode ‘1’: When the SC16C652B is in FIFO mode
(FCR[0] = logic 1; FCR[3] = logic 1) and the trigger level has been reached,
or a Receive Time-Out has occurred, the RXRDY pin will go to a logic 0.
Once activated, it will go to a logic 1 after there are no more characters in the
FIFO.
XMIT FIFO reset.
RCVR FIFO reset.
FIFO enable.
Rev. 04 — 1 September 2005
logic 0 = no FIFO transmit reset (normal default condition)
logic 1 = clears the contents of the transmit FIFO and resets the FIFO
counter logic (the transmit shift register is not cleared or altered). This bit
will return to a logic 0 after clearing the FIFO.
logic 0 = no FIFO receive reset (normal default condition)
logic 1 = clears the contents of the receive FIFO and resets the FIFO
counter logic (the receive shift register is not cleared or altered). This bit
will return to a logic 0 after clearing the FIFO.
logic 0 = disable the transmit and receive FIFO (normal default condition)
logic 1 = enable the transmit and receive FIFO. This bit must be a ‘1’
when other FCR bits are written to, or they will not be programmed.
RX FIFO trigger level (bytes)
8
16
24
28
TX FIFO trigger level (bytes)
16
8
24
30
Dual UART with 32-byte FIFOs and IrDA encoder/decoder
…continued
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
SC16C652B
19 of 43

Related parts for sc16c652b