wm8805 Wolfson Microelectronics plc, wm8805 Datasheet - Page 54

no-image

wm8805

Manufacturer Part Number
wm8805
Description
8 1 Digital Interface Transceiver With Pll
Manufacturer
Wolfson Microelectronics plc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
wm8805GEDS
Manufacturer:
WM
Quantity:
20 000
Part Number:
wm8805GEDS/RV
0
WM8805
w
RST/DEVID1
REGISTER
ADDRESS
(read only)
DEVREV
DEVID2
PLL1
PLL2
PLL3
PLL4
R00
R01
R02
00h
01h
02h
03h
04h
05h
06h
R3
R4
R5
R6
BIT
7:0
7:0
3:0
7:0
7:0
5:0
3:0
4
5
6
7
DEVREV[3:0]
PLL_K[21:16]
PLL_K[15:8]
TXVAL_SF0
TXVAL_SF1
PRESCALE
PLL_N[3:0]
PLL_K[7:0]
TXVAL_
DEVID2
LABEL
RESET
OVWR
DEFAULT
10001000
00100001
11111101
00110110
0111
-
0
0
0
0
-
Writing to this register will apply a reset to the
device.
Reading from this register will return the
second part of the device ID
00000101 = 05h
Reading from this register will return the first
part of the device ID
10001000 = 88h
Fractional (K) part of PLL frequency ratio (R).
Value K is one 22-digit binary number spread
over registers R3, R4 and R5 as shown.
Note: PLL_K must be set to specific values
when the S/PDIF receiver is used. Refer to
S/PDIF Receiver clocking section for
details.
Integer (N) part of PLL frequency ratio (R).
Use values in the range 5 ≤ PLL_N ≤ 13 as
close as possible to 8
Note: PLL_N must be set to specific values
when the S/PDIF receiver is used. Refer to
S/PDIF Receiver clocking section for
details.
PLL Pre-scale Divider Select
0 = Divide by 1 (PLL input clock = oscillator
clock)
1 = Divide by 2 (PLL input clock = oscillator
clock ÷ 2)
Overwrite Mode S/PDIF Transmitter Validity
Sub-Frame 0
0 = transmit validity = 0
1 = transmit validity = 1
Overwrite Mode S/PDIF Transmitter Validity
Sub-Frame 1
0 = transmit validity = 0
1 = transmit validity = 1
S/PDIF Transmitter Validity Overwrite Mode
Enable
0 = disabled, validity bit is 0 when the S/PDIF
transmitter sources PCM audio interface, or it
matches the S/PDIF input validity when the
S/PDIF transmitter sources the S/PDIF
receiver.
1 = enabled, validity bit transmitted for
subframe 0 is defined by TXVAL_SF0, validity
bit transmitted for subframe 1 is defined by
TXVAL_SF1.
DESCRIPTION
PD, Rev 4.5, March 2009
Production Data
54

Related parts for wm8805