as7c164 Alliance Memory, Inc, as7c164 Datasheet - Page 2
![no-image](/images/no-image-200.jpg)
as7c164
Manufacturer Part Number
as7c164
Description
Static Random Access Memory
Manufacturer
Alliance Memory, Inc
Datasheet
1.AS7C164.pdf
(8 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
as7c164-10JC
Manufacturer:
ALLIANCE
Quantity:
20 000
Company:
Part Number:
as7c164-12JC
Manufacturer:
ALLIANCE
Quantity:
2 100
Part Number:
as7c164-12JC
Manufacturer:
ALLIANCE
Quantity:
20 000
Company:
Part Number:
as7c164-12PC
Manufacturer:
ALLIANCE
Quantity:
6 224
Company:
Part Number:
as7c164-15JC
Manufacturer:
ALLIANCE
Quantity:
1 480
Part Number:
as7c164-15JC
Manufacturer:
ALLIANCE
Quantity:
20 000
Company:
Part Number:
as7c164-15PC
Manufacturer:
ALLIANCE
Quantity:
6 227
Company:
Part Number:
as7c164-20JC
Manufacturer:
ALLIANCE
Quantity:
900
Part Number:
as7c164-20JC
Manufacturer:
ALLANCE
Quantity:
20 000
Part Number:
as7c164-20PC
Manufacturer:
ALLIANCE
Quantity:
20 000
The AS7C164 is a high performance CMOS 65,536-bit Static Random Access Memory (SRAM) device organized as 8,192 words × 8 bits. It is
designed for memory applications where fast data access, low power, and simple interfacing are desired.
Equal address access and cycle times (t
performance applications. Active high and low chip enables (CE1, CE2) permit easy memory expansion with multiple-bank memory systems.
When CE1 is High or CE2 is Low the device enters standby mode. The standard AS7C164 is guaranteed not to exceed 11.0 mW power
consumption in standby mode, and typically requires only 250 µW; it offers 2.0V data retention with maximum power of 120 µW.
A write cycle is accomplished by asserting write enable (WE) and both chip enables (CE1, CE2). Data on the input pins I/O0-I/O7 is written
on the rising edge of WE (write cycle 1) or the active-to-inactive edge of CE1 or CE2 (write cycle 2). To avoid bus contention, external devices
should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE).
A read cycle is accomplished by asserting output enable (OE) and both chip enables (CE1, CE2), with write enable (WE) High. The chip drives
I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active,
output drivers stay in high-impedance mode.
All chip inputs and outputs are TTL-compatible, and operation is from a single 5V supply. The AS7C164 is packaged in 300 mil SOJ packages.
NOTE: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional oper-
ation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
Key: X = Don’t Care, L = Low, H = High
Parameter
Voltage on V
Voltage on any pin relative to GND
Power dissipation
Storage temperature (plastic)
Ambient temperature with V
DC current into outputs (low)
CE1
H
X
L
L
L
CC
relative to GND
CE2
CC
H
H
H
X
L
applied
AA
, t
RC
$OOLDQFH 6HPLFRQGXFWRU
, t
Device
AS7C164
WC
) of 12/15/20 ns with output enable access times (t
WE
H
H
X
X
L
Symbol
T
T
I
V
V
P
bias
out
stg
t1
t2
D
OE
H
X
X
X
L
–0.50
–0.50
Min
–65
–55
–
–
High Z
High Z
High Z
Data
D
D
out
in
OE
) of 6/7/8 ns are ideal for high
V
CC
+150
+125
+7.0
Max
1.0
Mode
Standby (I
Standby (I
Output disable (I
Read (I
Write (I
+ 0.50
20
CC
CC
)
SB
SB
)
, I
, I
$6&
SB1
SB1
Unit
mA
CC
o
o
)
)
W
V
V
C
C
)