cp3cn23 National Semiconductor Corporation, cp3cn23 Datasheet - Page 124

• Manufacturer Part Number: cp3cn23
• Description: Cp3cn23 Reprogrammable Connectivity Processor With Dual Can Interfaces
• Manufacturer: National Semiconductor Corporation

www.national.com
18.6.6
The audio interface provides a FREEZE input, which allows
to freeze the status of the audio interface while a develop-
ment system examines the contents of the FIFOs and reg-
isters.
When the FREEZE input is asserted, the audio interface be-
haves as follows:
T The receive FIFO or receive DMA registers are not up-
T The receive status bits (RXO, RXE, RXF, and RXAF) are
T The transmit shift register (ATSR) is not updated with
T The transmit status bits (TXU, TXF, TXE, and TXAE) are
The time at which these registers are frozen will vary be-
cause they operate from a different clock than the one used
to generate the freeze signal.
dated with new data.
not changed, even though the receive FIFO or receive
DMA registers are read.
new data from the transmit FIFO or transmit DMA regis-
ters.
not changed, even though the transmit FIFO or transmit
DMA registers are written.
Freeze Mode
124
18.7
ADMACR
ARSCR
ARDR0
ARDR1
ARDR2
ARDR3
ATSCR
ATDR0
ATDR1
ATDR2
ATDR3
AISCR
AGCR
Name
ARFR
ACCR
ATFR
AUDIO INTERFACE REGISTERS
Table 57 Audio Interface Registers
FF FD4Ch
FF FD5Ch
FF FD40h
FF FD42h
FF FD44h
FF FD46h
FF FD48h
FF FD4Ah
FF FD4Eh
FF FD50h
FF FD52h
FF FD54h
FF FD56h
FF FD58h
FF FD5Ah
FF FD5Eh
Address
Configuration Register
Audio Interrupt Status
Audio Transmit Status
Audio Receive Status
and Control Register
and Control Register
and Control Register
Audio Transmit FIFO
Audio Transmit DMA
Audio Transmit DMA
Audio Transmit DMA
Audio Transmit DMA
Audio Receive FIFO
Audio Receive DMA
Audio Receive DMA
Audio Receive DMA
Audio Receive DMA
Audio Clock Control
Audio DMA Control
Audio Global
Description
Register 0
Register 1
Register 2
Register 3
Register 0
Register 1
Register 2
Register 3
Register
Register
Register
Register