ak4620b AKM Semiconductor, Inc., ak4620b Datasheet - Page 19

no-image

ak4620b

Manufacturer Part Number
ak4620b
Description
24-bit 192khz Audio Codec With Ipga
Manufacturer
AKM Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak4620bVF-E2
Manufacturer:
AKM
Quantity:
1 001
Part Number:
ak4620bVF-E2
Manufacturer:
AKM
Quantity:
20 000
Part Number:
ak4620bVFP-E2
Manufacturer:
HISILCON
Quantity:
1 001
ASAHI KASEI
2. DSD Mode
The external clocks, which are required to operate the AK4620B, are MCLK and DCLK. The master clock (MCLK)
should be synchronized with DSD clock (DCLK) but the phase is not critical. The frequency of MCLK is set by DCKS
bit.
All external clocks (MCLK, DCLK) must be present whenever the AK4620B is in the normal operation mode (PDN pin
= “H”). If these clocks are not provided, the AK4620B may draw excess current because the device utilizes dynamically
refreshed logic. The AK4620B should be reset by PDN pin = “L” after these clocks are provided. If the external clocks are
not present, the AK4620B should be in the power-down mode (PDN pin = “L”). After exiting reset (PDN pin = “↑”) at
power-up etc., the AK4620B is in the power-down mode until MCLK is provided.
1. PCM Mode
Five serial modes are supported and selected by the DIF2-0 bits in Serial Mode (two modes by DIF pin in Parallel Mode)
as shown in Table 9 and Table 10. In all modes the serial data has MSB first, 2’s complement format. The SDTO is
clocked out on the falling edge of BICK and the SDTI is latched on the rising edge. Mode2 can be used for 20 and 16
MSB justified formats by zeroing the unused LSBs.
MS0401-E-00
Audio Serial Interface Format
Mode
MCLK (Normal speed)
MCLK (Quad speed)
0
1
2
3
4
1024fs
Mode
DIF2
256fs
512fs
384fs
768fs
128fs
256fs
192fs
0
0
0
0
1
2
3
DIF1
DIF pin
0
0
1
1
0
H
L
11.2896MHz
22.5792MHz
45.1584MHz
16.9344MHz
33.8688MHz
22.5792MHz
45.1584MHz
33.8688MHz
fs=176.4kHz
fs=44.1kHz
DIF0
0
1
0
1
0
24bit, MSB justified
Table 10. Audio data format (Parallel Mode)
24bit, I
Table 8. Master clock frequency example
Table 9. Audio data format (Serial Mode)
SDTO
24bit, MSB justified
24bit, MSB justified
24bit, MSB justified
24bit, MSB justified
12.288MHz
24.576MHz
49.152MHz
18.432MHz
36.864MHz
2
fs=48kHz
24.576MHz
49.152MHz
36.864MHz
S
fs=192kHz
24bit, I
SDTO
2
S
24bit, MSB justified
- 19 -
MCLK (Double speed)
24bit, I
SDTI
24bit, MSB justified
16bit, LSB justified
20bit, LSB justified
24bit, LSB justified
2
S
256fs
512fs
384fs
24bit, I
N/A
N/A
SDTI
2
S
LRCK
H/L
L/H
22.5792MHz
45.1584MHz
33.8688MHz
fs=88.2kHz
LRCK
≥ 48fs
≥ 48fs
BICK
H/L
H/L
H/L
L/H
H/L
N/A
N/A
≥ 48fs
≥ 48fs
≥ 48fs Default
≥ 48fs
≥ 48fs
BICK
24.576MHz
49.152MHz
36.864MHz
fs=96kHz
[AK4620B]
N/A
N/A
2005/07

Related parts for ak4620b