mt90520 Zarlink Semiconductor, mt90520 Datasheet - Page 96
mt90520
Manufacturer Part Number
mt90520
Description
8-port Primary Rate Circuit Emulation Aal1 Sar
Manufacturer
Zarlink Semiconductor
Datasheet
1.MT90520.pdf
(180 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 96 of 180
- Download datasheet (2Mb)
MT90520
Data Sheet
MT90520
TDM_CLK
To “Interface to
TDM_CLK
(Synchronous Clock
From external PLL
TDM Sub-Module”
#2)
Multiplexer
Clock Rates: 1.544 MHz (DS1); 2.048 MHz
Clock Management Module
(E1 and framed DS1); 4.096 MHz (ST-BUS)
Figure 36 - Synchronous TDM-Rate Clock Generated by External PLL
Although the simple process outlined above provides synchronous clocking, the MT90520 also provides circuitry
internal to the device which allows the use of plesiochronous clock recovery methods. Using the circuitry shown in
Figure 37, the user is able to select a signal to provide a reference clock for the external PLL. The sources available
are the per-port STiCLK inputs and the PLLCLK signals which are generated or recovered for each DS1/E1 port of
the MT90520.
The user can select the STiCLK input or the internal PLL clock from any DS1/E1 port to serve as a reference signal
for the generation of SToCLK for any other port. The user is able to choose any of the 16 (2 * 8 ports) sources for
the primary reference (PRI_REF), and any of the 16 sources as the secondary reference (SEC_REF). PRI_LOS
and SEC_LOS are set to their selected port’s LOS. The user selection for PRI_REF is overridden in an LOS
condition to always provide the corresponding port’s internal PLL clock as the primary reference. The user selection
for SEC_REF is not overridden by an LOS condition.
It is up to the user to select mutually-exclusive sources for the external PLL if redundancy is the goal. Regardless of
whether the primary or secondary reference is used, the external PLL output must be programmed to match the
desired line rate. The line rate signal which is output from the external PLL is input to the MT90520 device at the
TDM_CLK input pin. Alternatively, if the user does not wish to use an external PLL, the PRI_REF signal can be
routed directly to the “common clock” multiplexer described previously. This implementation was shown in
Figure 34.
96
Zarlink Semiconductor Inc.
Related parts for mt90520
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Zarlink Semiconductor Inc [TV IF PREAMPLIFIER]
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
256 x 256 Channels (8 TDM Streams @ 2.048Mb/s) Non-blocking Digital Switch (DX)
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Video Programme Delivery Control Interface Circuit
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
SP8719520MHz LOW CURRENT TWO-MODULUS DIVIDERS
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
REMOTE CONTROL RECEIVER
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
25GHz 8192 PRESCALER
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
13GHz 4256 PRESCALER WITH LOW CURRENT AND LOW RADIATION
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet: