at52br3244 ATMEL Corporation, at52br3244 Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
at52br3244
Manufacturer Part Number
at52br3244
Description
32-megabit 2m X 16 Flash +4-megabit 256k X 16 / 8-megabit 512k X 16 Sram Stack Memory
Manufacturer
ATMEL Corporation
Datasheet
1.AT52BR3244.pdf
(44 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
at52br3244T
Manufacturer:
ATMEL
Quantity:
1 831
32-megabit Flash
Description
4
AT52BR3244(T)/3248(T)
The 32-megabit Flash memory is organized as 2,097,152 words of 16 bits each or
4,194,304 bytes of 8 bits each. The x16 data appears on I/O0 - I/O15; the x8 data
appears on I/O0 - I/O7. The memory is divided into 71 sectors for erase operations. The
device has CE and OE control signals to avoid any bus contention. This device can be
read or reprogrammed using a single 2.7V power supply, making it ideally suited for in-
system programming.
The device powers on in the read mode. Command sequences are used to place the
device in other operation modes such as program and erase. The device has the capa-
bility to protect the data in any sector (see Sector Lockdown section).
The device is segmented into two memory planes. Reads from memory plane B may be
performed even while program or erase functions are being executed in memory plane
A and vice versa. This operation allows improved system performance by not requiring
the system to wait for a program or erase operation to complete before a read is per-
formed. To further increase the flexibility of the device, it contains an Erase Suspend
feature. This feature will put the erase on hold for any amount of time and let the user
read data from or program data to any of the remaining sectors within the same memory
plane. There is no reason to suspend the erase operation if the data to be read is in the
other memory plane. The end of a program or an erase cycle is detected by the
Ready/Busy pin, Data Polling or by the toggle bit.
The VPP pin provides faster program/erase times. With V
gram and erase operations are accelerated.
A six-byte command (Enter Single Pulse Program Mode) sequence to remove the
requirement of entering the three-byte program sequence is offered to further improve
programming time. After entering the six-byte code, only single pulses on the write con-
trol lines are required for writing into the device. This mode (Single Pulse Word
Program) is exited by powering down the device, or by pulsing the RESET pin low for a
minimum of 50 ns and then bringing it back to V
commands will not work while in this mode; if entered they will result in data being pro-
grammed into the device. It is not recommended that the six-byte code reside in the
software of the final product but only exist in external programming code.
CC
. Erase and Erase Suspend/Resume
PP
at 5.0V or 12.0V, the pro-
2471E–STKD–10/02