m36llr8760d1 STMicroelectronics, m36llr8760d1 Datasheet

no-image

m36llr8760d1

Manufacturer Part Number
m36llr8760d1
Description
256 + 128 Mbit Multiple Bank, Multi-level, Burst Flash Memory 64 Mbit Burst Psram, 1.8v Supply, Multi-chip Package
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m36llr8760d1ZAOF
Manufacturer:
INTEL
Quantity:
6 833
Part Number:
m36llr8760d1ZAQ
Manufacturer:
ST
Quantity:
9 705
Part Number:
m36llr8760d1ZAQ
Manufacturer:
ST
0
Part Number:
m36llr8760d1ZAQF
Manufacturer:
ST
Quantity:
5 863
Part Number:
m36llr8760d1ZAQF
Manufacturer:
ST
0
256 + 128 Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory
FEATURES SUMMARY
FLASH MEMORIES
July 2005
This is preliminary information on a new product forseen to be developed. Details are subject to change without notice.
MULTI-CHIP PACKAGE
SUPPLY VOLTAGE
ELECTRONIC SIGNATURE
PACKAGE
SYNCHRONOUS / ASYNCHRONOUS READ
SYNCHRONOUS BURST READ SUSPEND
PROGRAMMING TIME
MEMORY ORGANIZATION
1 die of 256 Mbit (16Mb x16, Multiple
Bank, Multi-level, Burst) Flash Memory
1 die of 128 Mbit (8Mb x16, Multiple Bank,
Multi-Level, Burst) Flash Memory
1 die of 64 Mbit (4Mb x16) Pseudo SRAM
V
1.95V
V
Manufacturer Code: 20h
Top Configuration (Top + Top)
M36LLR8760T1: 880Dh + 88C4h
Mixed Configuration (Bottom + Top)
M36LLR8760D1: 880Eh + 88C4h
Mixed Configuration (Top + Bottom)
M36LLR8760M1: 880Dh + 88C5h
Bottom Configuration (Bottom + Bottom)
M36LLR8760B1: 880Eh + 88C5h
Compliant with Lead-Free Soldering
Processes
Lead-Free Versions
Synchronous Burst Read mode: 54MHz
Asynchronous Page Read mode
Random Access: 85ns
10µs typical Word program time using
Buffer Enhanced Factory Program
command
Multiple Bank Memory Array:
16 Mbit Banks for the 256 Mbit Memory
8 Mbit Banks for the 128 Mbit Memory
Parameter Blocks (at Top or Bottom)
DDF1
PPF
64 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package
= 9V for fast program (12V tolerant)
= V
DDF2
= V
CCP
= V
M36LLR8760M1, M36LLR8760B1
DDQF
M36LLR8760T1, M36LLR8760D1
= 1.7 to
Figure 1. Package
PSRAM
COMMON FLASH INTERFACE (CFI)
100,000 PROGRAM/ERASE CYCLES per
BLOCK
DUAL OPERATIONS
SECURITY
BLOCK LOCKING
ACCESS TIME: 70ns
ASYNCHRONOUS PAGE READ
LOW POWER FEATURES
SYNCHRONOUS BURST READ/WRITE
program/erase in one Bank while read in
others
No delay between read and write
operations
64 bit unique device number
2112 bit user programmable OTP Cells
All blocks locked at power-up
Any combination of blocks can be locked
with zero latency
WP
Absolute Write Protection with V
Page Size: 16 words
Subsequent read within page: 20ns
Temperature Compensated Refresh
(TCR)
Partial Array Refresh (PAR)
Deep Power-Down (DPD) Mode
F
for Block Lock-Down
LFBGA88 (ZAQ)
8 x 10mm
FBGA
TARGET SPECIFICATION
PPF
= V
1/19
SS

Related parts for m36llr8760d1

m36llr8760d1 Summary of contents

Page 1

... PPF ELECTRONIC SIGNATURE – Manufacturer Code: 20h – Top Configuration (Top + Top) M36LLR8760T1: 880Dh + 88C4h – Mixed Configuration (Bottom + Top) M36LLR8760D1: 880Eh + 88C4h – Mixed Configuration (Top + Bottom) M36LLR8760M1: 880Dh + 88C5h – Bottom Configuration (Bottom + Bottom) M36LLR8760B1: 880Eh + 88C5h PACKAGE – ...

Page 2

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 TABLE OF CONTENTS FEATURES SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 FLASH MEMORIES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Figure 1. Package PSRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 SUMMARY DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Figure 2. Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Table 1. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Figure 3. LFBGA Connections (Top view through package SIGNAL DESCRIPTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Address Inputs (A0-A23 Data Input/Output (DQ0-DQ15 Latch Enable (L Clock (K).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Wait (WAIT ...

Page 3

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 Figure 6. AC Measurement Load Circuit Table 5. Device Capacitance Table 6. Flash 1 DC Characteristics - Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Table 7. Flash 2 DC Characteristics - Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Table 8. Flash 1 and Flash 2 DC Characteristics - Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Table 9. PSRAM DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 PACKAGE MECHANICAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Figure 7. LFBGA88 8x10mm, 8x10 ball array - 0.8mm pitch, Bottom View Package Outline . . . . 15 Table 10 ...

Page 4

... Flash memories: in the M36LLR8760T1, Flash 1 and Flash 2 both have a Top Configuration (Parameter Blocks located at the top of the address space). in the M36LLR8760D1, Flash 1 has a Bottom Configuration (Parameter Blocks at the bottom of the address space) and Flash 2 has a Top Configuration. In the M36LLR8760M1, Flash 1 has a Top Configuration and Flash 2 has a Bottom Configuration ...

Page 5

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 Figure 2. Logic Diagram V V DDQF PPF V V DDF1 DDF2 24 A0-A23 M36LLR8760T1 RP F M36LLR8760D1 WP M36LLR8760M1 F M36LLR8760B1 Table 1. Signal Names A0-A23 V DQ0-DQ15 Common Data Input/Output CCP ...

Page 6

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 Figure 3. LFBGA Connections (Top view through package A18 A17 DQ8 G P DQ0 Note: A22 is an Address Input for the two Flash memories only. A23 is for the 256Mb Flash memory component only. ...

Page 7

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 SIGNAL DESCRIPTIONS See Figure 2., Logic Diagram Names, for a brief overview of the signals connect this device. Address Inputs (A0-A23). Addresses are common inputs for the Flash memory and PSRAM components. A22 is common to the two Flash memory components whereas A23 is an ad- dress input for the 256 Mbit Flash memory compo- nent only ...

Page 8

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 a negative transition of Chip Enable or Latch En- able is required to ensure valid data outputs. The Reset pin can be interfaced with 3V logic with- out any additional circuitry. It can be tied to V (refer to Table 8., Flash 1 and Flash 2 DC Charac- teristics - Voltages). PSRAM Chip Enable input (E able input activates the PSRAM when driven Low (asserted) ...

Page 9

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 FUNCTIONAL DESCRIPTION The PSRAM and Flash memory components have separate power supplies but share the same grounds. They are distinguished by three Chip En- able inputs: E and E for Flash 1 and Flash respectively, and E for the PSRAM. P Recommended operating conditions do not allow more than one device to be active at a time ...

Page 10

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 Table 2. Main Operating Modes (5) (5) G Operation Flash Read IL IL Flash Write Flash Address Latch Flash Output Disable V Flash Standby X IH Flash Reset X X PSRAM Read PSRAM Write Both Flash memories must be disabled ...

Page 11

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 MAXIMUM RATING Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause per- manent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im- Table 3 ...

Page 12

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 DC AND AC PARAMETERS This section summarizes the operating measure- ment conditions, and the DC and AC characteris- tics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Table 4. Operating and AC Measurement Conditions ...

Page 13

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 Table 6. Flash 1 DC Characteristics - Currents Symbol Parameter I Input Leakage Current LI I Output Leakage Current LO Supply Current Asynchronous Read (f=5MHz) I DD1 Supply Current Synchronous Read (f=54MHz) Supply Current I DD2 (Reset) I Supply Current (Standby) DD3 I Supply Current (Automatic Standby) ...

Page 14

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 Table 7. Flash 2 DC Characteristics - Currents Symbol Parameter I Input Leakage Current LI I Output Leakage Current LO Supply Current Asynchronous Read (f=5MHz) I DD1 Supply Current Synchronous Read (f=54MHz) Supply Current I DD2 (Reset) I Supply Current (Standby) DD3 I Supply Current (Automatic Standby) ...

Page 15

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 Table 8. Flash 1 and Flash 2 DC Characteristics - Voltages Symbol Parameter V Input Low Voltage IL V Input High Voltage IH V Output Low Voltage OL V Output High Voltage Program Voltage-Logic PP1 PPF V V Program Voltage Factory PPH PPF V Program or Erase Lockout ...

Page 16

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 PACKAGE MECHANICAL Figure 7. LFBGA88 8x10mm, 8x10 ball array - 0.8mm pitch, Bottom View Package Outline BALL "A1" FE1 FE Note: Drawing is not to scale. Table 10. Stacked LFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Data Symbol Typ ...

Page 17

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 PART NUMBERING Table 11. Ordering Information Scheme Example: Device Type M36 = Multi-Chip Package (Multiple Flash + RAM) Flash 1 Architecture L = Multi-Level, Multiple Bank, Burst mode Flash 2 Architecture L = Multi-Level, Multiple Bank, Burst mode Operating Voltage 1.7 to 1.95V DDF CCP DDQF ...

Page 18

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 REVISION HISTORY Table 12. Document Revision History Date Version 29-Apr-2004 0.1 First Issue 01-Feb-2005 0.2 Part Number M69KB096A changed to M69KB096AA throughout document. V 13-July-2005 0.3 Table 9. 18/19 Revision Details changed to V throughout the document. DDQ DDQF modified. Table 6., Table 7., Table 8. and ...

Page 19

... M36LLR8760T1, M36LLR8760D1, M36LLR8760M1, M36LLR8760B1 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...

Related keywords