hi-6110 Holt Integrated Circuits, Inc., hi-6110 Datasheet - Page 24

no-image

hi-6110

Manufacturer Part Number
hi-6110
Description
Bc / Rt / Mt Message Processor
Manufacturer
Holt Integrated Circuits, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
hi-6110PCI
Manufacturer:
HOLT
Quantity:
11
Part Number:
hi-6110PQI
Manufacturer:
HOLT
Quantity:
101
MSB
MSB
MSB
BIT
15- 9
8
7
6
5
4
3
2
1
0
STATUS WORD
STATUS WORD
STATUS REGISTER (Read only) Read Address: 0101
15 14 13 12 11 10 9
15 14 13 12 11 10 9
15 14 13 12 11 10 9
0
RT Address
RT Address
NAME
-
ERROR
VALMESS
RF1
RF0
RFLAGN
FFEMPTY
RCVB
RCVA
IDLE
0
0
Not used
0
1
2
0
REGISTER (Read only) Read
REGISTER (Read only) Read
0
FUNCTION
Not used. These bits are set to "0".
This bit is set to "0" after reset or when the last MIL-STD-1553 message sequence was valid. ERROR is set
to a "1" if the last sequence had an error. The nature of the message error can be determined by examining
the Error Register. The ERROR output pin reflects the state of this bit.
This bit is a "0" after reset or the last MIL-STD-1553 message contained an error. VALMESS goes high on
the completion of an error-free MIL-STD-1553 message sequence. VALMESS is reset to a zero each time
new valid Command Word is received by the RT. The VALMESS output pin reflects the state of this bit.
Register address bit 1 for the last written word register.
Register address bit 0 for the last written word register.
Goes low when a new MIL-STD-1553 Command Word is received by the RT, or a Status Word is received
from the receiving RT during an RT - to - RT transfer.
any new 1553 word. The
If "0" then the receive Data FIFO contains at least one word of data. This bit is set to a "1" on reset, or when
the user has read all available received data words from the receiver Data FIFO. The FFEMPTY output pin
reflects the state of this bit.
Set to a "1" upon receipt of a valid Command Word.
Set to a "1" upon receipt of a valid Command Word.
If "1" then the RT is idle. This bit is a zero throughout the time the RT is processing a valid MIL-STD-1553
Command message. The bit returns to a "1" when the message is completed.
0
8
8
8
R
R
7
7
7
R
R
6
6
6
R
R
5
5
5
HI-6110 (BUS MONITOR MODE)
4
4
4
HOLT INTEGRATED CIRCUITS
3
3
3
RFLAG
2
2
2
Address: 1000
Address: 0011
1
1
1
MT OPERATION
output reflects the state of this bit.
0
0
0
LSB
LSB
LSB
24
For non-broadcast single-RT commands, the Status Word 1
register holds the MIL-STD-1553 Status Word transmitted by
the RT.
For RT to RT messages, the Status Word 1 register holds the
MIL-STD-1553 Status Word sent by the transmitting Remote
Terminal.
Used only for RT to RT messages, the Status Word 2 register
holds the MIL-STD-1553 Status Word sent by the receiving
Remote Terminal.
The Status Register may be interrogated by the host at any
time. It provides information that allows the user to determine
whether the HI-6110 MT is busy monitoring an active MIL-
STD-1553 message and its progress. After a message
sequence has completed, the Status register indicates
whether an error was detected or if the message sequence
was successful.
The RCVB output pin mirrors the state of this bit.
The RCV output pin mirrors the state of this bit.
RFLAGN returns high momentarily upon the receipt of
A

Related parts for hi-6110