lxt971a Intel Corporation, lxt971a Datasheet - Page 28

no-image

lxt971a

Manufacturer Part Number
lxt971a
Description
3.3v Dual-speed Fast Ethernet Phy Transceiver
Manufacturer
Intel Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lxt971a1CA4
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
lxt971a8EA4
Manufacturer:
Intel
Quantity:
28
Part Number:
lxt971aBC
Manufacturer:
CORTINA
Quantity:
41
Part Number:
lxt971aBE
Manufacturer:
INTEL
Quantity:
10
Part Number:
lxt971aLC
Manufacturer:
CORTINA
Quantity:
4 143
Part Number:
lxt971aLC
Manufacturer:
INTEL
Quantity:
399
Part Number:
lxt971aLC
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
lxt971aLC A4
Manufacturer:
LEVELONE
Quantity:
20 000
Part Number:
lxt971aLC.A4
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
lxt971aLCAC
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
lxt971aLC_A4
Manufacturer:
INTEL
Quantity:
1 000
LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver
3.4.3
3.4.3.1
28
Figure 7. Initialization Sequence
Reduced Power Modes
The LXT971A offers two power-down modes and a sleep mode.
Hardware Power Down
The hardware power-down mode is controlled by the PWRDWN pin. When PWRDWN is High,
the following conditions are true:
The LXT971A network port and clock are shut down.
All outputs are three-stated.
All weak pad pull-up and pull-down resistors are disabled.
The MDIO registers are not accessible.
MDIO Controlled Operation
Reset MDIO Registers to
(MDIO Writes Enabled)
Control Interface at last
MDIO Control
values read at H/W
Hardware Reset
Mode
Software
Reset?
Yes
Low
Initialize MDIO Registers
Power-up or Reset
Read H/W Control
No
MDDIS Voltage
Interface
Level?
Disable MDIO Read and
High
Hardware Control
Write Operations
Mode
Rev. Date: August 7, 2002
Document #: 249414
Revision #: 002
Datasheet

Related parts for lxt971a