mx25l12845e Macronix International Co., mx25l12845e Datasheet - Page 16

no-image

mx25l12845e

Manufacturer Part Number
mx25l12845e
Description
Mx25l12845e High Performance Serial Flash Specification Preliminary
Manufacturer
Macronix International Co.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mx25l12845eMI-10G
Manufacturer:
MXIC
Quantity:
6
Part Number:
mx25l12845eMI-10G
Manufacturer:
MXIC
Quantity:
2 890
Part Number:
mx25l12845eMI-10G
Manufacturer:
MXIC
Quantity:
6 000
Part Number:
mx25l12845eMI-10G
Manufacturer:
MXIC
Quantity:
42 907
Part Number:
mx25l12845eMI-10G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Part Number:
mx25l12845eMI-10G
0
Company:
Part Number:
mx25l12845eMI-10G
Quantity:
6 000
Part Number:
mx25l12845eZNI-10G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Company:
Part Number:
mx25l12845eZNI-10G
Quantity:
4 000
P/N: PM1428
(1) Write Enable (WREN)
The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, 4PP,
CP, SE, BE, BE32K, CE, WRSR, SBLK, SBULK, GBLK and GBULK, which are intended to change the device con-
tent, should be set every time after the WREN instruction setting the WEL bit.
The sequence of issuing WREN instruction is: CS# goes low→ sending WREN instruction code→ CS# goes high. (see
Figure 11)
(2) Write Disable (WRDI)
The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.
The sequence of issuing WRDI instruction is: CS# goes low→ sending WRDI instruction code→ CS# goes high. (see
Figure 12)
The WEL bit is reset by following situations:
(3) Read Identification (RDID)
The RDID instruction is for reading the Manufacturer ID of 1-byte and followed by Device ID of 2-byte. The MXIC
Manufacturer ID is C2(hex), the memory type ID is 20(hex) as the first-byte Device ID, and the individual Device ID
of second-byte ID are listed as table of "ID Definitions". (see Table 8)
The sequence of issuing RDID instruction is: CS# goes low→ sending RDID instruction code → 24-bits ID data out
on SO → to end RDID operation can use CS# to high at any time during data out. (see Figure 13 and Figure 14 for
parallel mode)
While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cy-
cle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.
- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP, 4PP) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE, BE32K) instruction completion
- Chip Erase (CE) instruction completion
- Continuously Program mode (CP) instruction completion
- Single Block Lock/Unlock (SBLK/SBULK) instruction completion
- Gang Block Lock/Unlock (GBLK/GBULK) instruction completion
16
MX25L12845E
REV. 0.06, MAR. 05, 2009

Related parts for mx25l12845e