act7006 Aeroflex Circuit Technology, act7006 Datasheet - Page 16

• Manufacturer Part Number: act7006
• Description: Act7005/7006 Single Package Solution Dual Transceiver, Protocol, Subsystem
• Manufacturer: Aeroflex Circuit Technology

Operation
RESET
READ OUTPUT
DATA BUFFER
WRITE OUTPUT
DATA BUFFER
EXECUTE OP
EXECUTE OP
WITH RPT OPTION
TRIGGER TRANSACTION
TRIGGER TEST
Aeroflex Circuit Technology
Table 8 – Non-Register Operational Commands
Function
RESET INPUT/OUTPUT BUFFERS
This command clears both the input and output FIFO buffers. The BUFF EF
flag will go low indicating the output buffer is empty.
READ OUTPUT FIFO
READS the data moved from the INTERNAL RAM in response to an
UNLOAD execute operation. The order of the data words corresponds to the
same order that they would be received on the 1553B bus. That is the first
data word read is the first data word following the COMMAND word. In the 8
bit mode the HIGH BYTE is read FIRST.
WRITE INPUT FIFO
WRITES the data that will be moved into the INTERNAL RAM in response to
a LOAD execute operation. The order of the data words corresponds to the
same order that they would be transmitted on the 1553B bus. That is the first
data word written is the first data word transmitted following the status word. In
8 bit mode the HIGH BYTE is written FIRST.
EXECUTES OPERATION SPECIFIED IN OPERATION REGISTER
EXECUTES OPERATION SPECIFIED IN OPERATION REGISTER WITH
REPEAT OPTION
TRANSACTION/TEST TRIGGER
This signal executes the desired Bus Controller Function or test of the
protocol section determined by the Operation Register.
1. I/O BIT HIGH
2. I/O BIT LOW
1. I/O BIT HIGH
2.
Data currently in INPUT FIFO BUFFER is loaded into the INTERNAL
RAM block specified by the T/R BIT and SUBADDRESS FIELD of the
OPERATION REGISTER. The INPUT BUFFER must have at least one
data word. The DONE interrupt is pulsed when the operation is
completed.
An entire block of data (32 words) specified by the T/R and the
SUBADDRESS field of the OPERATION REGISTER is unloaded from
the INTERNAL RAM into the OUTPUT FIFO BUFFER. The BUFF EF
Flag goes high when the first data word is moved into the OUTPUT
BUFFER. The DONE interrupt is pulsed when the complete message
has been moved.
Data previously written into the INPUT BUFFER is loaded into a new
INTERNAL RAM block specified by the T/R and SUBADDRESS field of
the OPERATION REGISTER. This operation allows a block of data
loaded in the INPUT BUFFER to be repeatedly copied into multiple
subaddresses of the INTERNAL RAM without the subsystem having to
reload the data. The DONE interrupt is pulsed when the operation is
completed. The intent of the operation is to minimize the time required to
initialize the INTERNAL RAM.
Operation identical to EXECUTE OP. WITHOUT RPT option.
I/O BIT LOW
16
SCD7005 REV B 8/2/01
Plainview NY [phone]