ch7007a Chrontel, ch7007a Datasheet - Page 3

no-image

ch7007a

Manufacturer Part Number
ch7007a
Description
Ch7007a Digital Pc To Tv Encoder
Manufacturer
Chrontel
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ch7007a-T
Manufacturer:
CHRONTEL
Quantity:
564
Part Number:
ch7007a-T
Manufacturer:
CHRONTEL
Quantity:
455
Part Number:
ch7007a-T
Manufacturer:
CHRONTEL
Quantity:
1 000
Part Number:
ch7007a-T
Manufacturer:
CHRONTEL
Quantity:
1 000
Part Number:
ch7007a-T
Manufacturer:
CHRONTEL
Quantity:
20 000
CHRONTEL
3.2 Pin Descriptions
201-0000-002
Table 1. Pin Descriptions
44,1-4,6-
44-Pin
LQFP
7,9-13
14-15
39
21
40
41
42
43
17
20
22
24
In/Out
In/Out
In/Out
In/Out
Type
Out
Out
Out
Out
In
In
In
In
Rev. 2.95, 6/24/2004
D[0]-D[11]
Symbol
CVBS/B
GPIO[0]
GPIO[1]
CSYNC
XCLK*
VREF
XCLK
ISET
Y/R
C/G
H
V
Reference Voltage Input
The VREF pin inputs a reference voltage of DVDD2/2. The signal is derived
externally through a resistor divider and decoupling capacitor, and will be used as a
reference level for data and sync inputs.
External Clock Input
This input along with XCLK* will form a differential clock input. For applications
where a differential clock is not available, the XCLK* pin should be connected to the
VREF pin.
External Clock Input*
See XCLK description
Horizontal Sync Input/Output
When the SYO bit is low, this pin accepts a horizontal sync input. The level is 0 to
DVDD2, with VREF as the threshold level.
When the SYO bit is high, the device will output a horizontal sync pulse. The output
is driven from the DVDD supply.
Vertical Sync Input/Output
When the SYO bit is low, this pin accepts a vertical sync input. The level is 0 to
DVDD2 with VREF as the threshold level.
When the SYO bit is high, the device will output a vertical sync pulse. The output is
driven from the DVDD supply.
Data [0] through Data [11] Inputs
These pins accept 12 data inputs from the graphics controller. The level is 0 to
DVDD2, with VREF as the threshold level.
General Purpose Input/Output [0-1]
These pins provide general purpose I/O’s controlled via the serial port, Registers
1Bh and 1Ch, bits 7 and 6.
Composite Sync Output
A 75 Ω termination resistor with short traces should be attached between CSYNC
and ground for optimum performance. In SCART mode, this pin outputs the
composite sync signal.
Composite Video Output/Blue Output
A 75 Ω termination resistor with short traces should be attached between CVBS
and ground for optimum performance. In normal operating modes other than
SCART, this pin outputs the composite video signal. In SCART mode, this pin
outputs the blue signal.
Chroma Output/Green Output
A 75 Ω termination resistor with short traces should be attached between C and
ground for optimum performance. In normal operating modes other than SCART,
this pin outputs the chroma video signal. In SCART mode, this pin outputs the
green signal.
Luma Output / Red Output
A 75 Ω termination resistor with short traces should be attached between Y and
ground for optimum performance. In normal operating modes other than SCART,
this pin outputs the luma video signal. In SCART mode, this pin outputs the red
signal.
Current Set Resistor Input
This pin sets the DAC current. A 360 ohm resistor should be connected between
this pin and GND using short and wide traces.
Description
CH7007A
3

Related parts for ch7007a