UPD72042BGT NEC [NEC], UPD72042BGT Datasheet - Page 16

no-image

UPD72042BGT

Manufacturer Part Number
UPD72042BGT
Description
LSI DEVICE FOR Inter Equipment Bus (IEBus) PROTOCOL CONTROL
Manufacturer
NEC [NEC]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD72042BGT
Manufacturer:
NEC
Quantity:
20 000
Part Number:
UPD72042BGT-E1
Manufacturer:
NEC
Quantity:
20 000
Part Number:
UPD72042BGT-E1-A
Manufacturer:
MPS
Quantity:
2 001
Part Number:
UPD72042BGT-E1-A
Manufacturer:
NEC
Quantity:
20 000
(7) Parity bit
(8) Acknowledge bit
16
Note See (1) in Section 2.4.
A parity bit is used to check for errors in the transmission data.
A parity bit is added to the master address bits, slave address bits, control bits, data-length bits, and data bits.
Even parity is used. If the number of 1’s in the data is odd, the parity bit is set to 1. If the number of 1’s in the
data is even, the parity bit is set to 0.
In ordinary communication (one-unit-to-one-unit communication), an acknowledge bit is added in the following
positions to confirm that data has been received correctly:
• At the end of the slave address field
• At the end of the control field
• At the end of the data-length field
• At the end of the data field
The acknowledge bit is defined as follows:
• 0: Indicates that transmission data has been recognized. (ACK)
• 1: Indicates that no transmission data has been recognized. (NAK)
For broadcast, the acknowledge bit is ignored.
1
2
Acknowledge bit at the end of the slave address field
If any of the following is detected, the acknowledge bit at the end of the slave address field is set to NAK,
and transmission is stopped:
• The parity of the master address bits or slave address bits is incorrect.
• A timing error occurred (bit format error).
• No slave unit is found.
Acknowledge bit at the end of the control field
If any of the following is detected, the acknowledge bit at the end of the control field is set to NAK, and
transmission is stopped:
• The parity of the control bits is incorrect.
• Although the slave reception buffer
• Although the slave transmission buffer
• For a locked unit, a unit other than the unit that specified the lock makes a request by using control bits
• Although no lock has been set, control bits indicating lock address read (4H) are set.
• A timing error occurred.
• An undefined control bit setting has been made.
indicating 3H, 6H, 7H, AH, BH, EH, or FH.
Data Sheet S13990EJ3V0DS
Note
Note
is not empty, bit 3 of the control bits is 1 (write operation).
is empty, the control bits indicate data read (3H, 7H).
PD72042B

Related parts for UPD72042BGT