ADR395 AD [Analog Devices], ADR395 Datasheet - Page 11

no-image

ADR395

Manufacturer Part Number
ADR395
Description
Complete Dual, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DACs
Manufacturer
AD [Analog Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADR395AUJZ-REEL7
Manufacturer:
AD
Quantity:
1 200
Part Number:
ADR395AUJZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADR395BUJZ-REEL7
Manufacturer:
AD
Quantity:
1 560
Part Number:
ADR395E
Manufacturer:
AD
Quantity:
93
Part Number:
ADR395E
Manufacturer:
AD
Quantity:
1 000
Part Number:
ADR395E
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Preliminary Technical Data
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 5. Pin Function Descriptions
Pin No.
1
2
3
4
5
6
7, 8
9
10
11
12
13, 31
14
15, 30
16
17
18
1
Mnemonic
SYNC
SCLK
SDIN
SDO
CLR
LDAC
D0, D1
RSTOUT
RSTIN
DGND
DV
AV
PGND
AV
ISCC
NC
NC
DD
SS
CC
1
Description
Active Low Input. This is the frame synchronization signal for the serial interface.
While SYNC is low, data is transferred in on the falling edge of SCLK.
Serial Clock Input. Data is clocked into the shift register on the falling edge of SCLK.
This operates at clock speeds up to 30 MHz.
Serial Data Input. Data must be valid on the falling edge of SCLK.
Serial Data Output. Used to clock data from the serial register in daisy-chain or
readback mode.
Negative Edge Triggered Input. Asserting this pin sets the DAC registers to 0x0000.
Load DAC. Logic input. This is used to update the DAC registers and consequently
the analog outputs. When tied permanently low, the addressed DAC register is
updated on the rising edge of SYNC. If LDAC is held high during the write cycle, the
DAC input register is updated but the output update is held off until the falling edge
of LDAC. In this mode, all analog outputs can be updated simultaneously on the
falling edge of LDAC. The LDAC pin must not be left unconnected.
D0 and D1 form a digital I/O port. The user can set up these pins as inputs or outputs
that are configurable and readable over the serial interface. When configured as
inputs, these pins have weak internal pull-ups to DV
outputs, D0 and D1 are referenced by DV
Reset Logic Output. This is the output from the on-chip voltage monitor used in the
reset circuit. If desired, it can be used to control other system components.
Reset Logic Input. This input allows external access to the internal reset logic.
Applying a Logic 0 to this input clamps the DAC outputs to 0 V. In normal operation,
RSTIN should be tied to Logic 1. Register values remain unchanged.
Digital Ground Pin.
Digital Supply Pin. Voltage ranges from 2.7 V to 5.25 V.
Positive Analog Supply Pins. Voltage ranges from 11.4 V to 16.5 V.
Ground Reference Point for Analog Circuitry.
Negative Analog Supply Pins. Voltage ranges from –11.4 V to –16.5 V.
This pin is used in association with an optional external resistor to AGND to program
the short-circuit current of the output amplifiers. Refer to the Features section for
further details.
No Internal Connection
No Internal Connection
SYNC
LDAC
SCLK
SDIN
SDO
CLR
D0
D1
1
8
32
9
Figure 6. Pin Configuration
Rev. PrA | Page 11 of 33
(Not to Scale)
PIN 1
INDICATOR
AD5762R
TOP VIEW
CC
and DGND.
25
16
24
17
AGNDB
VOUTB
NC
NC
NC
NC
VOUTA
AGNDA
CC
. When programmed as
AD5762R

Related parts for ADR395