ADR395 AD [Analog Devices], ADR395 Datasheet - Page 24

no-image

ADR395

Manufacturer Part Number
ADR395
Description
Complete Dual, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DACs
Manufacturer
AD [Analog Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADR395AUJZ-REEL7
Manufacturer:
AD
Quantity:
1 200
Part Number:
ADR395AUJZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADR395BUJZ-REEL7
Manufacturer:
AD
Quantity:
1 560
Part Number:
ADR395E
Manufacturer:
AD
Quantity:
93
Part Number:
ADR395E
Manufacturer:
AD
Quantity:
1 000
Part Number:
ADR395E
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD5762R
Table 7. AD5762R Input Register Format
MSB
DB23
R/ W
Table 8. Input Register Bit Functions
Register
R/W
REG2, REG1, REG0
A2, A1, A0
D15:D0
FUNCTION REGISTER
The function register is addressed by setting the three REG bits to 000. The values written to the address bits and the data bits determine
the function addressed. The functions available via the function register are outlined in Table 9 and Table 10.
Table 9. Function Register Options
REG2
Table 10. Explanation of Function Register Options
Option
NOP
Local-Ground-
Offset Adjust
D0/D1
Direction
D0/D1 Value
SDO Disable
CLR
LOAD
0
0
0
0
DB22
0
REG1
0
0
0
0
DB21
REG2
REG0
Description
No operation instruction used in readback operations.
Set by the user to enable local-ground-offset adjust function. Cleared by the user to disable local-ground-offset adjust
function (default). Refer to Features section for further details.
Set by the user to enable D0/D1 as outputs. Cleared by the user to enable D0/D1 as inputs (default). Refer to the Features
section for further details.
I/O Port Status Bits. Logic values written to these locations determine the logic outputs on the D0 and D1 pins when
configured as outputs. These bits indicate the status of the D0 and D1 pins when the I/O port is active as an input. When
enabled as inputs, these bits are don’t cares during a write operation.
Set by the user to disable the SDO output. Cleared by the user to enable the SDO output (default).
Addressing this function resets the DAC outputs to 0 V in twos complement mode and negative full scale in binary mode.
Addressing this function updates the DAC registers and consequently the analog outputs.
DB20
REG1
0
0
0
0
Function
Indicates a read from or a write to the addressed register.
Used in association with the address bits to determine if a read or write operation is to the data register, offset
register, gain register, or function register.
REG2
0
0
0
1
1
These bits are used to decode the DAC channels.
A2
0
0
1
Data Bits.
DB19
REG0
A2
0
0
1
1
DB18
A2
A1
0
0
0
0
REG1
0
1
1
0
0
A1
0
0
0
DB17
A1
A0
0
1
0
1
DB16
A0
DB15:DB6
Don’t Care
REG0
0
0
1
0
1
A0
0
1
0
DB15
DB14
Function
Function Register
Data Register
Coarse Gain Register
Fine Gain Register
Offset Register
Channel Address
DAC A
DAC B
BOTH DACs
Rev. PrA | Page 24 of 33
DB5
Local-
Ground-
Offset Adjust
DB13
DB12
DB11
DB4
D1 Direction
LOAD, Data = Don’t Care
NOP, Data = Don’t Care
CLR, Data = Don’t Care
DB10
DB9
Preliminary Technical Data
DATA
DB8
DB3
D1
Value
DB7
DB2
D0
Direction
DB6
DB5
DB4
DB1
D0
Value
DB3
DB2
DB0
SDO
Disable
DB1
LSB
DB0

Related parts for ADR395