ADR435 AD [Analog Devices], ADR435 Datasheet - Page 8

no-image

ADR435

Manufacturer Part Number
ADR435
Description
Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA Output
Manufacturer
AD [Analog Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADR435ARMZ
Manufacturer:
AD
Quantity:
16
Company:
Part Number:
ADR435ARMZ
Quantity:
50
Part Number:
ADR435ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADR435BR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADR435BRMZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADR435BRMZ
Quantity:
5 000
Part Number:
ADR435BRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD5735
TIMING CHARACTERISTICS
AV
GNDSW
unless otherwise noted.
Table 3.
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
1
2
3
4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
Guaranteed by design and characterization; not production tested.
All input signals are specified with t
See Figure 3, Figure 4, Figure 5, and Figure 6.
This specification applies if LDAC is held low during the write cycle; otherwise, see t
4
DD
= V
x
BOOST_x
= 0 V; REFIN = 5 V; voltage outputs: R
1, 2, 3
= 15 V; AV
Limit at T
33
13
13
13
13
198
5
5
20
5
10
500
See Table 2
10
5
40
21
5
500
800
20
5
SS
= −15 V; DV
RISE
MIN
= t
, T
FALL
MAX
= 5 ns (10% to 90% of DV
DD
Unit
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
µs min
µs min
ns min
ns max
µs max
ns min
µs max
ns max
µs min
µs min
ns min
ns min
µs min
µs min
= 2.7 V to 5.5 V; AV
L
= 1 kΩ, C
Description
SCLK cycle time
SCLK high time
SCLK low time
SYNC falling edge to SCLK falling edge setup time
24th/32nd SCLK falling edge to SYNC rising edge (see Figure 76)
SYNC high time
Data setup time
Data hold time
SYNC rising edge to LDAC falling edge (all DACs updated or any channel has
digital slew rate control enabled)
SYNC rising edge to LDAC falling edge (single DAC updated)
LDAC pulse width low
LDAC falling edge to DAC output response time
DAC output settling time
CLEAR high time
CLEAR activation time
SCLK rising edge to SDO valid
SYNC rising edge to DAC output response time (LDAC = 0)
All DACs updated
Single DAC updated
LDAC falling edge to SYNC rising edge
RESET pulse width
SYNC high to next SYNC low (digital slew rate control enabled)
All DACs updated
Single DAC updated
DD
) and timed from a voltage level of 1.2 V.
L
Rev. B | Page 8 of 48
= 220 pF; current outputs: R
CC
= 4.5 V to 5.5 V; dc-to-dc converter disabled; AGND = DGND =
9
.
L
= 300 Ω; all specifications T
MIN
Data Sheet
to T
MAX
,

Related parts for ADR435