LTC3773EG-PBF LINER [Linear Technology], LTC3773EG-PBF Datasheet - Page 23

• Manufacturer Part Number: LTC3773EG-PBF
• Description: Triple Output Synchronous 3-Phase DC/DC Controller with Up/Down Tracking
• Manufacturer: LINER [Linear Technology]

APPLICATIONS INFORMATION
MOSFET of controller 1 to be locked to the rising edge of
an external clock signal applied to the PLLIN/FC pin. The
turn-on of controller 2’s/3’s external N-channel MOSFET
and CLKOUT signal are controlled by the PHASEMD
pin as showed in Table 1. Note that when PHASEMD is
forced high, controller 2 and controller 3 outputs can be
connected in parallel to produce a higher output power
voltage source.
Table 1. Phase Relationship between the PLLIN/FC Pin vs
Controller 1, 2, 3 Top Gate and CLKOUT Pin
The phase detector is an edge sensitive digital type that
provides zero degrees phase shift between the external
and internal oscillators. This type of phase detector does
not exhibit false lock to harmonics of the external clock.
A simplifi ed Phase-Locked Loop Block Diagram is shown
in Figure 6a. The output of the phase detector is a pair of
complementary current sources that charge or discharge
the external fi lter network connected to the PLLFLTR pin.
The relationship between the voltage on the PLLFLTR pin
and operating frequency, when there is a clock signal ap-
plied to PLLIN/FC, is shown in Figure 6b and specifi ed in
the Electrical Characteristics table. Note that the LTC3773
can only be synchronized to an external clock whose
frequency is within range of the LTC3773’s internal VCO,
which is nominally 160kHz to 700Hz. This is guaranteed,
over temperature and variations, to be between 200kHz
and 540kHz.
OSCILLATOR
EXTERNAL
PHASEMD
Floating
GND
V
CC
Figure 6a. Phase-Locked Loop Block Diagram
PLLIN/
FC
0 Deg
0 Deg
0 Deg
CH1
FREQUENCY
DETECTOR
DIGITAL
PHASE/
120 Deg
120 Deg
90 Deg
CH2
240 Deg
240 Deg
270 Deg
V
CC
CH3
PLLFLTR
R
LP
OSCILLATOR
CLKOUT
180 Deg
60 Deg
0 Deg
3773 F06a
C
LP
If the external clock frequency is greater than the inter-
nal oscillator’s frequency, f
continuously from the phase detector output, pulling up
the PLLFLTR pin. When the external clock frequency is
less than f
the PLLFLTR pin. If the external and internal frequencies
are the same but exhibit a phase difference, the current
sources turn on for an amount of time corresponding to
the phase difference. The voltage on the PLLFLTR pin is
adjusted until the phase and frequency of the oscillators
are identical. At the stable operating point, the phase
detector has high impedance and the fi lter capacitor C
holds the voltage.
The loop fi lter components, C
current pulses from the phase detector and provide a
stable input to the voltage-controlled oscillator. The fi lter
components C
quires lock. Typically R
The external clock (on the PLLIN/FC pin) input threshold
is typically 1V. Table 2 summarizes the different states in
which the PLLIN/FC and PLLFLTR pins can be used.
Table 2. PLLFLTR Pin Voltage vs Switching Frequency
RC Loop Filter
Figure 6b. Relationship Between Oscillator Frequency
and Voltage at the PLLFLTR Pin When Synchronizing
to an External Clock
PLLFLTR
Floating
GND
V
CC
OSC
800
700
600
500
400
300
200
100
, current is sunk continuously, pulling down
LP
0
V
and R
CC
= 5V
0.5
LP
LP
Clock Signal
DC Voltage
DC Voltage
DC Voltage
PLLIN/FC
= 10k and C
determine how fast the loop ac-
1
V
OSC
PLLFLTR
LP
1.5
, then current is sourced
and R
(V)
2
LP
LP
is 0.01μF to 0.1μF.
LTC3773
, smooth out the
2.5
to External Clock
Phase-Locked
FREQUENCY
3773 F06b
220kHz
400kHz
560kHz
3.0
23
3773fb
LP