CYP15G0101 CYPRESS [Cypress Semiconductor], CYP15G0101 Datasheet - Page 26
![no-image](/images/no-image-200.jpg)
CYP15G0101
Manufacturer Part Number
CYP15G0101
Description
Single-channel HOTLink Transceiver
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
1.CYP15G0101.pdf
(39 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CYP15G0101DXA-BBC
Manufacturer:
CY
Quantity:
1 216
Company:
Part Number:
CYP15G0101DXA-BBC
Manufacturer:
CYPRESS
Quantity:
1 045
Company:
Part Number:
CYP15G0101DXA-BBI
Manufacturer:
CYPRESS
Quantity:
200
Company:
Part Number:
CYP15G0101DXB-BBC
Manufacturer:
DALLAS
Quantity:
2 601
Company:
Part Number:
CYP15G0101DXB-BBC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CYP15G0101DXB-BBI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CYP15G0101DXB-BBXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CYP15G0101DXB-BBXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CYP15G0101DXB-BBXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CYP15G0101DXB-BBXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Document #: 38-02031 Rev. *I
CYP(V)15G0101DXB AC Characteristics
Transmit Serial Outputs and TX PLL Characteristics
t
t
t
t
t
t
Receive Serial Inputs and CDR PLL Characteristics
t
t
t
t
Capacitance
C
C
Notes:
33. While sending continuous K28.5s, outputs loaded to a balanced 100W load, measured at the cross point of the differential outputs over the operating range.
34. While sending continuous K28.7s, after 100,000 samples measured at the cross point of differential outputs, time referenced to REFCLK input, over the operating
35. Total jitter is calculated at an assumed BER of 1E
36. Receiver UI (Unit Interval) is calculated as 1/(f
B
RISE
FALL
DJ
RJ
TXLOCK
RXLOCK
RXUNLOCK
JTOL
DJTOL
INTTL
INPECL
Parameter
Parameter
[27, 33]
[27, 34]
range.
1/(f
[27]
[27]
[35]
[35]
REF
* 20)(when RXRATE = HIGH) or 1/(f
[27]
Bit Time
CML Output Rise Time 20%–80% (CML Test Load)
CML Output Fall Time 80%–20% (CML Test Load)
Deterministic Jitter (peak-peak)
Random Jitter (s)
Transmit PLL lock to REFCLK
Receive PLL lock to input data stream (cold start)
Receive PLL lock to input data stream
Receive PLL Unlock Rate
Total Jitter Tolerance
Deterministic Jitter Tolerance
TTL Input Capacitance
PECL input Capacitance
REF
Description
REF
* 10) (when RXRATE = LOW) of the remote transmitter if data is being received. In an operating link this is equivalent to t
* 20) (when RXRATE = HIGH) or 1/(f
-
12. Hence: Total Jitter (t
Description
Over the Operating Range (continued)
J
)
=
(t
REF
RJ
* 14) + t
* 10) (when RXRATE = LOW) if no data is being received, or
T
T
A
A
= 25°C, f
= 25°C, f
SPDSEL = HIGH
SPDSEL = HIGH
SPDSEL = LOW
SPDSEL = LOW
SPDSEL = MID
SPDSEL = MID
DJ
IEEE 802.3z
IEEE 802.3z
IEEE 802.3z
IEEE 802.3z
.
Test Conditions
0
0
= 1 MHz, V
= 1 MHz, V
CC
CC
CYP15G0101DXB
CYV15G0101DXB
= 3.3V
= 3.3V
5100
Min.
100
180
100
180
600
370
50
50
376K
376K
Max.
1000
1000
Max.
Page 26 of 39
660
270
500
270
500
200
25
46
11
7
4
UI
Unit
Unit
us
pF
pF
ps
ps
ps
ps
ps
ps
ps
ps
ps
UI
UI
ps
ps
[36]
B