CY7B923-400JI CYPRESS [Cypress Semiconductor], CY7B923-400JI Datasheet - Page 9

no-image

CY7B923-400JI

Manufacturer Part Number
CY7B923-400JI
Description
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7B923-400JI
Manufacturer:
CYPRESS
Quantity:
8 831
Part Number:
CY7B923-400JI
Manufacturer:
CYPRESS
Quantity:
3 210
Capacitance
AC Test Loads and Waveforms
Transmitter Switching Characteristics
C
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Notes:
10. Data includes D
11. t
12. Loading on RP is the standard TTL test load shown in part (a) of AC Test Loads and Waveforms except C
13. While sending continuous K28.5s, RP unloaded, outputs loaded to 50 to V
14. While sending continuous K28.7s, after 100,000 samples measured at the cross point of differential outputs, time referenced to CKW input, over the operating
CKW
B
CPWH
CPWL
SD
HD
SENP
HENP
PDR
PPWH
PDF
RISE
FALL
DJ
RJ
RJ
7.
8.
9.
Parameter
IN
GND
3.0V
Tested initially and after any design or process changes that may affect these parameters, but not 100% tested.
Cypress uses constant current (ATE) load configurations and forcing functions. This figure is for reference only.
Transmitter t
range.
SENP
Parameter
R1=910
R2=510
C
(Includes fixture and
probe capacitance)
< 1 ns
L
< 30 pF
and t
HENP
B
is calculated as t
[7]
Write Clock Cycle
Bit Time
CKW Pulse Width HIGH
CKW Pulse Width LOW
Data Set-Up Time
Data Hold Time
Enable Set-Up Time (to insure correct RP)
Enable Hold Time (to insure correct RP)
Read Pulse Rise Alignment
Read Pulse HIGH
Read Pulse Fall Alignment
PECL Output Rise Time 20 80% (PECL Test Load)
PECL Output Fall Time 80 20% (PECL Test Load)
Deterministic Jitter (peak-peak)
Random Jitter (peak-peak)
Random Jitter ( )
timing insures correct RP function and correct data load on the rising edge of CKW.
0 7
(c) TTL Input Test Waveform
, SC/D, SVS, ENA, ENN, and BISTEN. t
1.0V
OUTPUT
2.0V
Input Capacitance
[9]
CKW
(a) TTL AC Test Load
3.0V
/10. The byte rate is one tenth of the bit rate.
[10]
C
Description
[7,14]
L
[12]
[10]
Description
5V
[12]
[7, 14]
[12]
2.0V
R1
R2
SD
[7, 13]
1.0V
B923–9
Over the Operating Range
and t
< 1 ns
[8]
HD
minimum timing assures correct data load on rising edge of CKW, but not RP function or timing.
[11]
T
A
[11]
= 25 C, f
CC
9
2.0V, over the operating range.
V
V
IHE
ILE
[7]
[7]
0
(b) PECL AC Test Load
< 1 ns
Test Conditions
C
= 1 MHz, V
L
6t
4t
6t
20%
7B923-155
Min.
62.5
6.25
[1]
6.5
6.5
B
B
B
5
0
0
4
+ 8
3
3
(d) PECL Input Test Waveform
L
CC
= 15 pF.
Max
66.7
6.67
175
1.2
1.2
35
20
= 5.0V
2
80%
R
L
6t
4t
6t
Min.
30.3
3.03
6.5
6.5
B
5
0
0
B
B
4
V
7B923
+ 8
V
CC
V
[8]
3
3
IHE
ILE
Max
62.5
6.25
175
2
1.2
1.2
35
20
2
80%
R
C
(Includes fixture and
probe capacitance)
L
L
Max.
=50
< 5 pF
6t
10
4t
6t
Min.
7B923-400
2.5
6.5
6.5
B
25
B
B
5
0
0
4
+ 8
3
3
20%
B923–8
CY7B923
CY7B933
< 1 ns
Max
62.5
6.25
175
1.2
1.2
35
20
2
B923–10
Unit
pF
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps
ps
ps

Related parts for CY7B923-400JI