MT48H16M32LFCJ-75 MICRON [Micron Technology], MT48H16M32LFCJ-75 Datasheet - Page 54

no-image

MT48H16M32LFCJ-75

Manufacturer Part Number
MT48H16M32LFCJ-75
Description
512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM
Manufacturer
MICRON [Micron Technology]
Datasheet
Figure 37:
PDF: 09005aef81ca5de4/Source: 09005aef81ca5e03
MT48H32M16LF_1.fm - Rev. H 6/07 EN
A0–A9, A11, A12
COMMAND
Precharge all
BA0, BA1
active banks
Power-Down Mode
DQM
CKE
CLK
A10
DQ
Notes:
t CMS
High-Z
t CKS
t AS
SINGLE BANK
PRECHARGE
ALL BANKS
BANK(S)
T0
t CMH
t CKH
t AH
1. Violating refresh requirements during power-down may result in a loss of data.
See Table 11 on page 47.
Two clock cycles
All banks idle, enter
power-down mode
t CK
T1
NOP
t CKS
t CL
T2
NOP
Input buffers gated off while in
power-down mode
t CH
512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM
54
Exit power-down mode
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
)
Micron Technology, Inc., reserves the right to change products or specifications without notice.
(
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
)
(
)
(
)
(
)
(
)
(
)
)
(
)
)
)
)
)
(
)
(
)
)
t CKS
Tn + 1
NOP
All banks idle
©2005 Micron Technology, Inc. All rights reserved.
Timing Diagrams
Tn + 2
ACTIVE
ROW
ROW
BANK
DON’T CARE

Related parts for MT48H16M32LFCJ-75