CY7C135 CYPRESS [Cypress Semiconductor], CY7C135 Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
CY7C135
Manufacturer Part Number
CY7C135
Description
4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
1.CY7C135.pdf
(12 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C135-15JXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C135-25JC
Manufacturer:
CYPRESS
Quantity:
8 831
Company:
Part Number:
CY7C135-25JXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C135-25JXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
135
Company:
Part Number:
CY7C135-25JXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C135-35JC
Manufacturer:
CYPRESS
Quantity:
13 888
Company:
Part Number:
CY7C1350-100AC
Manufacturer:
SHARP
Quantity:
6 265
Company:
Part Number:
CY7C1350B-100AC
Manufacturer:
MARVELL
Quantity:
2 000
Company:
Part Number:
CY7C1350G-133AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Switching Waveforms
Notes:
Document #: 38-06038 Rev. *B
18. The internal write time of the memory is defined by the overlap of CE or SEM LOW and R/W LOW. Both signals must be LOW to initiate a write and either signal can
19. R/W must be HIGH during all address transactions.
20. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t
21. Data I/O pins enter high-impedance when OE is held LOW during write.
Write Cycle No. 2:R/W Three-States Data I/Os (Either Port)
Write Cycle No. 1: OE Three-States Data I/Os (Either Port)
ADDRESS
terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
bus for the required t
t
ADDRESS
PWE
DATA
DATA
SEM
DATA
SEM
DATA
OR CE
.
OR CE
R/W
OUT
R/W
OE
OUT
[13]
IN
IN
[13]
SD
. If OE is HIGH during a R/W controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified
t
SA
(continued)
t
SA
t
HZOE
t
SCE
t
t
AW
SCE
t
HIGH IMPEDANCE
t
AW
HZWE
t
WC
t
[18,19,20]
[19, 21]
WC
t
PWE
t
PWE
PWE
or (t
HZWE
t
SD
DATA VALID
+ t
t
HIGH IMPEDANCE
SD
DATA VALID
SD
) to allow the I/O drivers to turn off and data to be placed on the
t
t
t
HD
LZWE
HA
t
LZOE
t
HA
t
HD
CY7C1342
CY7C135
Page 7 of 12
1342–13
1342–12