AD9518-0A-PCBZ AD [Analog Devices], AD9518-0A-PCBZ Datasheet - Page 58

• Manufacturer Part Number: AD9518-0A-PCBZ
• Description: 6-Output Clock Generator
• Manufacturer: AD [Analog Devices]

AD9518-0
Reg.
Addr.
(Hex)
0x1E1
Table 48. System
Reg.
Addr.
(Hex)
0x230
Table 49. Update All Registers
Reg.
Addr.
(Hex)
0x232
Bits
4
3
2
1
0
Bits
2
1
0
Bits
0
Name
Power down SYNC
Power down distribution
reference
Soft sync
Name
Update all registers
Name
Power down clock input section
Power down VCO clock interface
Power down VCO and CLK
Select VCO or CLK
Bypass VCO divider
Description
Powers down the clock input section (including CLK buffer, VCO divider, and CLK tree).
0: normal operation (default).
1: power-down.
Powers down the interface block between VCO and clock distribution.
0: normal operation (default).
1: power-down.
Powers down both VCO and CLK input.
0; normal operation (default).
1: power-down.
Selects either the VCO or the CLK as the input to VCO divider.
0: selects external CLK as input to VCO divider (default).
1: selects VCO as input to VCO divider; cannot bypass VCO divider when this is selected.
Bypasses or uses the VCO divider.
0: uses VCO divider (default).
1: bypasses VCO divider; cannot select VCO as input when this is selected.
Description
Powers down the sync function.
0: normal operation of the sync function (default).
1: powers down sync circuitry.
Powers down the reference for distribution section.
0: normal operation of the reference for the distribution section (default).
1: powers down the reference for the distribution section.
The soft sync bit works the same as the SYNC pin, except that the polarity of the bit
is reversed. That is, a high level forces selected channels into a predetermined static
state, and a 1-to-0 transition triggers a sync.
0: same as SYNC high (default).
1: same as SYNC low.
Description
This bit must be set to 1b to transfer the contents of the buffer registers into the active
registers. This bit is self-clearing; that is, it does not have to be set back to 0b.
1 (self-clearing): updates all active registers to the contents of the buffer registers.
Rev. C | Page 58 of 64
Data Sheet