DSP56303 FREESCALE [Freescale Semiconductor, Inc], DSP56303 Datasheet - Page 204

no-image

DSP56303

Manufacturer Part Number
DSP56303
Description
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56303AG100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303AG100B1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303AG100R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303GC100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100B
Manufacturer:
MOT
Quantity:
5 510
Part Number:
DSP56303PV100B
Manufacturer:
MAXIM
Quantity:
5 510
Part Number:
DSP56303VF100
Manufacturer:
MNDSPEED
Quantity:
2
Part Number:
DSP56303VF100
Manufacturer:
MOTOLOLA
Quantity:
513
Part Number:
DSP56303VF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
624
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSP56303VL100
Manufacturer:
FUJI
Quantity:
1 000
Triple Timer Module
9.3.2.1 Measurement Input Width (Mode 4)
In Mode 4, the timer counts the number of clocks that occur between opposite edges of an input
signal. After the first appropriate transition (as determined by the TCSR[INV] bit) occurs on the
TIO
on the first high-to-low (1 to 0) signal transition on the
timer starts on the first low-to-high (that is, 0 to 1) transition on the
transition opposite in polarity to the INV bit setting occurs on the
TCSR[TCF] is set and a compare interrupt is generated if the TCSR[TCIE] bit is set. The value of
the counter (which measures the width of the TIO pulse) is loaded into the TCR, which can be
read to determine the external signal pulse width. If the TCSR[TRM] bit is set, the counter is
loaded with the TLR value on the first timer clock received following the next valid transition on
the
increment on each timer clock. This process repeats until the timer is disabled.
9-12
TC3
0
TIO
input signal, the counter is loaded with the TLR value. If TCSR[INV] is set, the timer starts
Mode 4 (internal clock): TRM = 1
TCF (Compare Interrupt if TCIE = 1)
N = write preload
M = write compare
input signal, and the count resumes. If TCSR[TRM] is cleared, the counter continues to
TE
Clock
(CLK/2 or prescale CLK)
TLR
Counter
TCR
TIO pin
NOTE: If INV = 1, a 1-to-0 edge on TIO loads the counter, and a 0-to-1 edge on TIO
stops the counter and loads TCR with the count.
TC2
Bit Settings
1
TC1
0
Figure 9-11. Pulse Width Measurement Mode, TRM = 1
TC0
0
N
0
Mode
DSP56303 User’s Manual, Rev. 2
first event
4
width being measured
N
Input width
Name
N + 1
Mode Characteristics
TIO
signal. If the INV bit is cleared, the
Measurement
Function
TIO
M
TIO
signal, the counter stops.
M
signal. When the first
Freescale Semiconductor
Interrupt Service
reads TCR; width
= M - N clock
periods
Next 0-to-1 edge
on TIO loads
counter and
process repeats
Input
TIO
N + 1
Internal
Clock

Related parts for DSP56303