XCV405E-7BG556I XILINX [Xilinx, Inc], XCV405E-7BG556I Datasheet - Page 71
XCV405E-7BG556I
Manufacturer Part Number
XCV405E-7BG556I
Description
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
Manufacturer
XILINX [Xilinx, Inc]
Datasheet
1.XCV405E-7BG556I.pdf
(116 pages)
- Current page: 71 of 116
- Download datasheet (2Mb)
Virtex-E Pin-to-Pin Input Parameter Guidelines
All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock
loading. Values are expressed in nanoseconds unless otherwise noted.
Global Clock Set-Up and Hold for LVTTL Standard, with DLL
Global Clock Set-Up and Hold for LVTTL Standard, without DLL
DS025-3 (v2.2) July 17, 2002
Notes:
1.
2.
3.
Notes:
1.
2.
3.
Input Setup and Hold Time Relative to Global Clock Input Signal
for LVTTL Standard.
For data input with different standards, adjust the setup time
delay by the values shown in
Characteristics Standard Adjustments’’ on page
No Delay
Global Clock and IFF, with DLL
Input Setup and Hold Time Relative to Global Clock Input Signal
for LVTTL Standard.
For data input with different standards, adjust the setup time delay
by the values shown in
Standard Adjustments’’ on page
Full Delay
Global Clock and IFF, without DLL
IFF = Input Flip-Flop or Latch
Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
relative to the Global Clock input signal with the slowest route and heaviest load.
DLL output jitter is already included in the timing calculation.
IFF = Input Flip-Flop or Latch
Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
relative to the Global Clock input signal with the slowest route and heaviest load.
A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but
if a “0” is listed, there is no positive hold time.
Description
Description
R
(1)
(1)
‘‘IOB Input Switching Characteristics
‘‘IOB Input Switching
6.
T
PSDLL
Symbol
T
PSFD
Symbol
/T
PHDLL
/T
PHFD
6.
Virtex™-E 1.8 V Extended Memory Field Programmable Gate Arrays
www.xilinx.com
1-800-255-7778
XCV405E
XCV812E
Device
XCV405E
XCV812E
Device
(3)
(3)
1.5 / –0.4
1.5 / –0.4
Min
2.3 / 0
2.5 / 0
Min
1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
1.5 / –0.4 1.6 / –0.4 1.7 / –0.4
Speed Grade
2.3 / 0
2.5 / 0
-8
Speed Grade
-8
2.3 / 0
2.5 / 0
-7
-7
(2)
(2)
2.3 / 0
2.5 / 0
-6
-6
Module 3 of 4
Units
Units
ns
ns
ns
ns
17
Related parts for XCV405E-7BG556I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC FPGA 1.8V C-TEMP 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA 1.8V C-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA 1.8V 676-BGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA 1.8V C-TEMP 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA 1.8V 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA 1.8V C-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA 1.8V 676-BGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA 1.8V C-TEMP 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA 1.8V 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA 1.8V C-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
Extended Memory Field Programmable Gate Arrays
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
CoolRunner-II CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
In-System Programmable CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
High-Performance CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XCR3128XL 128 Macrocell CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet: