CP3UB17G38 NSC [National Semiconductor], CP3UB17G38 Datasheet - Page 143
CP3UB17G38
Manufacturer Part Number
CP3UB17G38
Description
CP3UB17 Reprogrammable Connectivity Processor with USB Interface
Manufacturer
NSC [National Semiconductor]
Datasheet
1.CP3UB17G38.pdf
(200 pages)
- Current page: 143 of 200
- Download datasheet (3Mb)
TBPND
TCPND
TDPND
TAIEN
TBIEN
TCIEN
TDIEN
The Timer Interrupt Source B Pending bit indi-
cates that timer interrupt condition B has oc-
curred. For an explanation of interrupt
conditions A, B, C, and D, see Table 48. This
bit can be set by hardware or by software. To
clear this bit, software must use the Timer In-
terrupt Clear Register (TICLR). Any attempt
by software to directly write a 0 to this bit is ig-
nored.
0 – Interrupt source B has not triggered.
1 – Interrupt source B has triggered.
The Timer Interrupt Source C Pending bit in-
dicates that timer interrupt condition C has oc-
curred. For an explanation of interrupt
conditions A, B, C, and D, see Table 48. This
bit can be set by hardware or by software. To
clear this bit, software must use the Timer In-
terrupt Clear Register (TICLR). Any attempt
by software to directly write a 0 to this bit is ig-
nored.
0 – Interrupt source C has not triggered.
1 – Interrupt source C has triggered.
The Timer Interrupt Source D Pending bit in-
dicates that timer interrupt condition D has oc-
curred. For an explanation of interrupt
conditions A, B, C, and D, see Table 48. This
bit can be set by hardware or by software. To
clear this bit, software must use the Timer In-
terrupt Clear Register (TICLR). Any attempt
by software to directly write a 0 to this bit is ig-
nored.
0 – Interrupt source D has not triggered.
1 – Interrupt source D has triggered.
The Timer Interrupt A Enable bit controls
whether an interrupt is generated on each oc-
currence of interrupt condition A. For an ex-
planation of interrupt conditions A, B, C, and
D, see Table 48.
0 – Condition A interrupts disabled.
1 – Condition A interrupts enabled.
The Timer Interrupt B Enable bit controls
whether an interrupt is generated on each oc-
currence of interrupt condition B. For an ex-
planation of interrupt conditions A, B, C, and
D, see Table 48.
0 – Condition B interrupts disabled.
1 – Condition B interrupts enabled.
The Timer Interrupt C Enable bit controls
whether an interrupt is generated on each oc-
currence of interrupt condition C. For an ex-
planation of interrupt conditions A, B, C, and
D, see Table 48.
0 – Condition C interrupts disabled.
1 – Condition C interrupts enabled.
The Timer Interrupt D Enable bit controls
whether an interrupt is generated on each oc-
currence of interrupt condition D. For an ex-
planation of interrupt conditions A, B, C, and
D, see Table 48.
0 – Condition D interrupts disabled.
1 – Condition D interrupts enabled.
143
22.5.9
The TICLR register is a byte-wide, write-only register that al-
lows software to clear the TAPND, TBPND, TCPND, and
TDPND bits in the Timer Interrupt Control (TICTRL) regis-
ter. Do not modify this register with instructions that access
the register as a read-modify-write operand, such as the bit
manipulation instructions. The register reads as FFh. The
register format is shown below.
TACLR
TBCLR
TCCLR
TDCLR
7
Reserved
Timer Interrupt Clear Register (TICLR)
The Timer Pending A Clear bit is used to clear
the Timer Interrupt Source A Pending bit
(TAPND) in the Timer Interrupt Control regis-
ter (TICTL).
0 – Writing a 0 has no effect.
1 – Writing a 1 clears the TAPND bit.
The Timer Pending A Clear bit is used to clear
the Timer Interrupt Source B Pending bit (TB-
PND) in the Timer Interrupt Control register
(TICTL).
0 – Writing a 0 has no effect.
1 – Writing a 1 clears the TBPND bit.
The Timer Pending C Clear bit is used to clear
the Timer Interrupt Source C Pending bit
(TCPND) in the Timer Interrupt Control regis-
ter (TICTL).
0 – Writing a 0 has no effect.
1 – Writing a 1 clears the TCPND bit.
The Timer Pending D Clear bit is used to clear
the Timer Interrupt Source D Pending bit (TD-
PND) in the Timer Interrupt Control register
(TICTL).
0 – Writing a 0 has no effect.
1 – Writing a 1 clears the TDPND bit.
4
TDCLR TCCLR TBCLR TACLR
3
2
www.national.com
1
0
Related parts for CP3UB17G38
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Thin SOT23 1A Load Step-Down DC-DC Regulator
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
TRI-STATE Dual Receiver
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Hex MOS Drivers
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Printer Solenoid Driver
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Quad High Current Peripheral Driver
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
(RS-422/RS-423) Line Drivers with TRI-STATE Outputs
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Multipoint RS485/RS422 Transceivers/Repeaters
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Low Power EIA-RS-485 Transceiver with Sleep Mode
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
BTL Handshake Transceiver
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Octal 80-Bit Static Shift Register
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
PUSH BUTTON PULSE DIALER CIRCUITS
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Hex Schmitt Trigger with Extended Input Voltage
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Microprocessor Real Time Clock
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Dual Line Receivers
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Dual TRI-STATE Differential Line Driver
Manufacturer:
NSC [National Semiconductor]
Datasheet: