MPC2F35E2 MEGAWIN [Megawin Technology Co., Ltd], MPC2F35E2 Datasheet - Page 11

no-image

MPC2F35E2

Manufacturer Part Number
MPC2F35E2
Description
Low-speed USB micro-controller
Manufacturer
MEGAWIN [Megawin Technology Co., Ltd]
Datasheet
At the 6M Hz external crystal, the internal clock source of MPC2F35 is 3M Hz by the default value.
Release halt mode enable flag
Programmer can select the interrupt sources to release the halt mode through this register.
0: Disable (default), 1: Enable
After setting RLH_EN register, once there is one interrupt to release the halt mode, the programmer can
check the corresponding bit of the IRQ_ST register to know which interrupt source to execute this
release process.
Timer
Timer 0
When timer 0 is used, it starts to pre-load value to this down-counter by setting the STC bit in the
TM0_CTL SFR and its underflow frequency (F
equation:
F
For example: if F
MEGAWIN
TM0_UV
Address
Address
00C5H
00C6H
0201H
0202H
CKS: F
STC: Timer clock disable/enable. 0: Disable timer clock (default), 1: Enable timer clock
RL/S: Auto-reload disable/enable. 0: Enable auto-reload (default), 1: Disable auto-reload
TKI2
0
0
0
0
1
1
1
1
= F
TM0CK
CPU
FCPU_SR
TM0_CTL
RLH_EN
clock source select register. 0: FOSC/2 (default), 1:FOSC
Name
Name
/ (TM0+1),
OSC
TM0
TKI1
0
0
1
1
0
0
1
1
=6M Hz and TKI2=0, TKI1=1, TKI0=0, then F
Bit 7
Bit 7
T7
-
-
-
TKI0
0
1
0
1
0
1
0
1
MPC2F35_USB Data Sheet
Bit 6
Bit 6
STC
where F
T6
-
-
Timer 0 clock source (F
INT1
RL/S
Bit 5
Bit 5
TM0CK
T5
-
F
F
F
F
F
F
F
F
TM0_UV
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
is selected by TKI2, TKI1 and TKI0
INT0
Bit 4
Bit 4
/ 8
/ 16
/ 32
/ 64
/ 128
/ 256
/ 512
/ 1024
T4
-
-
)
of timer 0 can be calculated by the following
Bit 3
Bit 3
P3
T3
-
-
TM0CK
TM0CK
TKI2
Bit 2
TM0
Bit 2
T2
= F
)
-
OSC
TKI1
Bit 1
USB
Bit 1
/ 32
T1
-
TKI0
CKS
Bit 0
Bit 0
T0
-
R
R
-
-
11
W
W

Related parts for MPC2F35E2