PEB2096 SIEMENS [Siemens Semiconductor Group], PEB2096 Datasheet - Page 29
![no-image](/images/no-image-200.jpg)
PEB2096
Manufacturer Part Number
PEB2096
Description
Octal Transceiver for UPN Interfaces OCTAT-P
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet
1.PEB2096.pdf
(63 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PEB2096
Manufacturer:
SIEMENS
Quantity:
5 510
Company:
Part Number:
PEB20960CTAT-P
Manufacturer:
infineon
Quantity:
13
Company:
Part Number:
PEB20960CTAT-P 2.1
Manufacturer:
infineon
Quantity:
15
Company:
Part Number:
PEB2096H V1.3
Manufacturer:
SIEMENS
Quantity:
5
Part Number:
PEB2096HV3.1
Manufacturer:
LANTIQ
Quantity:
20 000
These
activation/deactivation procedure, and timing requirements such as bit rate and jitter.
The internal finite state machine of the PEB 2096, OCTAT-P, controls the
activation/deactivation procedures, switching of loops and transmission of special pulse
patterns. Such actions can be initiated by signals on the U
or by control (C/I) codes sent over the IOM interface. Refer to figure 21.
The exchange of control information in the C/I channel is state oriented. This means that
a code in the C/I channel is repeated in every IOM frame until a change is necessary. A
new code must be found in two consecutive IOM frames to be considered valid (double
last look criterion).
The monitor channel is used to convey message oriented information. This means that
an information in the monitor channel is transferred once, and the receiver stores that
message. In order to ensure safe data transfer, a handshake procedure between
monitor channel transmitter and receiver is necessary. An example show figures 19
and 20.
For details refer to the IOM-2 Interface Specification, Rev. 2.
3.2
At power up, a reset pulse (RST) should be applied to force the line interfaces of the
PEB 2096, OCTAT-P, to the state “reset”. No clocks are required during that procedure.
The pin SSYNC must be set to
After that the line interfaces of the PEB 2096, OCTAT-P, may be operated according to
the state diagram (figure 21), each controlled via the corresponding C/I channel.
3.3
The OCTAT-P supports configurations where multiple ICs are connected to the IOM-2
interface. If the MODE pin is connected to
an external pull-up resistor is connected to pin DU or not. If no resistor is detected the
pin DU is changed to push-pull. If a resistor is detected the pin DU is changed to open
drain. The sensing is done within 2 consecutive IOM frames at bit position 15 (last bit of
B2 channel).
The pin DU is always push-pull if the MODE pin is connected to
3
3.1
All procedures required for data transmission over the U
Semiconductor Group
Operational Description
General
Clocking, Reset and Initialization
Push – Pull Sensing on Pin DU
comprise
the
U
PN
V
interface
DD
if not used.
V
29
frame
DD
the OCTAT-P senses after reset whether
and
PN
multiframe
PN
interface are implemented.
transmission line (INFO’s)
V
SS
.
synchronization,
PEB 2096
01.96