MC68HC908JL8 MOTOROLA [Motorola, Inc], MC68HC908JL8 Datasheet - Page 158

no-image

MC68HC908JL8

Manufacturer Part Number
MC68HC908JL8
Description
Motorola reserves the right to make changes without further notice to any products herein
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JL8CDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC908JL8CDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JL8CFA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908JL8CFA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JL8CFAE
Manufacturer:
FREESCALE
Quantity:
1 240
Part Number:
MC68HC908JL8CFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908JL8CFAE
Manufacturer:
FREESCALE
Quantity:
1 240
Part Number:
MC68HC908JL8CFAE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JL8CP
Manufacturer:
FREESCALE Semiconductor
Quantity:
388
Part Number:
MC68HC908JL8CP
Manufacturer:
FRE/MOT
Quantity:
20 000
Part Number:
MC68HC908JL8CSPE
Manufacturer:
SINOPOWER
Quantity:
24 000
Part Number:
MC68HC908JL8CSPE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68HC908JL8CSPE
Manufacturer:
FREESCALE
Quantity:
51
Part Number:
MC68HC908JL8MFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Timer Interface Module (TIM)
10.7.1 Wait Mode
10.7.2 Stop Mode
10.8 TIM During Break Interrupts
Technical Data
158
The TIM remains active after the execution of a WAIT instruction. In wait
mode, the TIM registers are not accessible by the CPU. Any enabled
CPU interrupt request from the TIM can bring the MCU out of wait mode.
If TIM functions are not required during wait mode, reduce power
consumption by stopping the TIM before executing the WAIT instruction.
The TIM is inactive after the execution of a STOP instruction. The STOP
instruction does not affect register conditions or the state of the TIM
counter. TIM operation resumes when the MCU exits stop mode after an
external interrupt.
A break interrupt stops the TIM counter.
The system integration module (SIM) controls whether status bits in
other modules can be cleared during the break state. The BCFE bit in
the break flag control register (BFCR) enables software to clear status
bits during the break state. (See
(BFCR).)
To allow software to clear status bits during a break interrupt, write a
logic 1 to the BCFE bit. If a status bit is cleared during the break state, it
remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a logic 0 to the BCFE
bit. With BCFE at logic 0 (its default state), software can read and write
I/O registers during the break state without affecting status bits. Some
status bits have a 2-step read/write clearing procedure. If software does
the first step on such a bit before the break, the bit cannot change during
the break state as long as BCFE is at logic 0. After the break, doing the
second step clears the status bit.
Freescale Semiconductor, Inc.
For More Information On This Product,
Timer Interface Module (TIM)
Go to: www.freescale.com
7.8.3 Break Flag Control Register
MC68HC908JL8
MOTOROLA
Rev. 2.0

Related parts for MC68HC908JL8