MC68HC908JL8 MOTOROLA [Motorola, Inc], MC68HC908JL8 Datasheet - Page 195

no-image

MC68HC908JL8

Manufacturer Part Number
MC68HC908JL8
Description
Motorola reserves the right to make changes without further notice to any products herein
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JL8CDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC908JL8CDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JL8CFA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908JL8CFA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JL8CFAE
Manufacturer:
FREESCALE
Quantity:
1 240
Part Number:
MC68HC908JL8CFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908JL8CFAE
Manufacturer:
FREESCALE
Quantity:
1 240
Part Number:
MC68HC908JL8CFAE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JL8CP
Manufacturer:
FREESCALE Semiconductor
Quantity:
388
Part Number:
MC68HC908JL8CP
Manufacturer:
FRE/MOT
Quantity:
20 000
Part Number:
MC68HC908JL8CSPE
Manufacturer:
SINOPOWER
Quantity:
24 000
Part Number:
MC68HC908JL8CSPE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68HC908JL8CSPE
Manufacturer:
FREESCALE
Quantity:
51
Part Number:
MC68HC908JL8MFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
MC68HC908JL8
MOTOROLA
NOTE:
Rev. 2.0
TCIE — Transmission Complete Interrupt Enable Bit
SCRIE — SCI Receive Interrupt Enable Bit
ILIE — Idle Line Interrupt Enable Bit
TE — Transmitter Enable Bit
Writing to the TE bit is not allowed when the enable SCI bit (ENSCI) is
clear. ENSCI is in SCI control register 1.
RE — Receiver Enable Bit
This read/write bit enables the TC bit to generate SCI transmitter CPU
interrupt requests. Reset clears the TCIE bit.
This read/write bit enables the SCRF bit to generate SCI receiver
CPU interrupt requests. Reset clears the SCRIE bit.
This read/write bit enables the IDLE bit to generate SCI receiver CPU
interrupt requests. Reset clears the ILIE bit.
Setting this read/write bit begins the transmission by sending a
preamble of 10 or 11 logic 1s from the transmit shift register to the
TxD pin. If software clears the TE bit, the transmitter completes any
transmission in progress before the TxD returns to the idle condition
(logic 1). Clearing and then setting TE during a transmission queues
an idle character to be sent after the character currently being
transmitted. Reset clears the TE bit.
Setting this read/write bit enables the receiver. Clearing the RE bit
disables the receiver but does not affect receiver interrupt flag bits.
Reset clears the RE bit.
Freescale Semiconductor, Inc.
For More Information On This Product,
1 = TC enabled to generate CPU interrupt requests
0 = TC not enabled to generate CPU interrupt requests
1 = SCRF enabled to generate CPU interrupt
0 = SCRF not enabled to generate CPU interrupt
1 = IDLE enabled to generate CPU interrupt requests
0 = IDLE not enabled to generate CPU interrupt requests
1 = Transmitter enabled
0 = Transmitter disabled
1 = Receiver enabled
0 = Receiver disabled
Serial Communications Interface (SCI)
Go to: www.freescale.com
Serial Communications Interface (SCI)
Technical Data
I/O Registers
195

Related parts for MC68HC908JL8