ISD5116 WINBOND [Winbond], ISD5116 Datasheet
ISD5116
Available stocks
Related parts for ISD5116
ISD5116 Summary of contents
Page 1
... ISD’s standard 100-year message retention (typical) ! 100K record cycles (typical) for analog data ! 10K record cycles (typical) for digital data Options ! Available in die form, BGA (available upon request), TSOP and SOIC ! Extended (-20 to +70C) and Industrial (-40 to +85C) available ISD5116 SOIC Page 1 ...
Page 2
... ISD’s standard 100-year message retention (typical) ! 100K record cycles (typical) for analog data ! 10K record cycles (typical) for digital data Options ! Available in die form, BGA (available upon request), TSOP and SOIC ! Extended (-20 to +70C) and Industrial (-40 to +85C) available ISD5116 SOIC Page 1 ...
Page 3
... Analog functions and audio gating have also been integrated into the ISD5116 product to allow easy interface with integrated digital cellular chip sets on the market. Audio paths have been designed to enable full duplex conversation record, voice memo, answering machine (including outgoing message playback) and call screening features ...
Page 4
... ISD5116............................................................................................................................................1 1 Overview....................................................................................................................................5 1.1 Speech/Sound Quality .......................................................................................................5 1.2 Duration..............................................................................................................................5 1.3 Flash Storage.....................................................................................................................5 1.4 Microcontroller Interface 1.5 Programming......................................................................................................................5 2 Functional Description ...........................................................................................................6 2.1 Internal Registers...............................................................................................................7 2.2 Memory Organization.........................................................................................................7 2.3 Pinout Table .......................................................................................................................8 3 Operational Modes Description 2 3 Interface .......................................................................................................................9 3.2 Command Byte ................................................................................................................11 3.3 Opcode Summary............................................................................................................11 3.4 Data Bytes........................................................................................................................13 3.5 Configuration Register Bytes 3.6 Power-up Sequence.........................................................................................................15 3.7 Feed through mMde.........................................................................................................15 3.8 Call Record ...
Page 5
I C Serial Interface Technical Information 2 9.1 Characteristics of the I C Serial Interface 2 9 Protocol ......................................................................................................................49 10 Device Physical Dimensions 10.1. Plastic Thin Small Outline Package (TSOP) Type e 10.2. Plastic Small Outline ...
Page 6
... In addition, the device can be re-recorded over 10,000 times (typically) for the digital messages and over 100,000 times (typically) for the analog messages. A new feature has been added that allows memory space in the ISD5116 to be allocated to either digital or analog storage when recorded. The fact that a section has been assigned digital or analog data is stored in the Message Address Table by the system microcontroller when the recording is made ...
Page 7
... The device consists of several sections that will be described in the following paragraphs. Looking at the block diagram below, one can see that the ISD5116 may be very easily designed into a cellular phone. Placing the device between the microphone and the existing voice encoder chip takes care of the transmit path ...
Page 8
... The MAT is a table kept in the microcontroller memory that defines the status of each message “block.” It can be stored back into the ISD5116 if the power fails or the system is turned off. Using this table allows for efficient message management. ...
Page 9
PINOUT TABLE Pin Name Pin No. Pin No. 28-pin 28-pin TSOP SOIC RAC INT XCLK 5 26 SCL 8 1 SDA MIC MIC ...
Page 10
... I C Slave Address The ISD5116 has a 7-bit slave address of <100 00xy> where x and y are equal to the state, respectively, of the external address pins A1 and A0. Because all data bytes are required bits, the LSB of the address byte is the Read/Write selection bit that tells the slave whether to transmit or receive data. ...
Page 11
Slave responds with Lower Address byte of internal address register (A[4:0] will always return set to 0.) 10. Host sends a NO ACK to Slave, then executes I Note that the processor could have sent an I transfer of ...
Page 12
... The Command byte sent is used to start and stop recording, write or read digital data and perform other functions necessary for the operation of the device. 3.2 COMMAND BYTE Control of the ISD5116 is implemented through an 8-bit command byte, sent after the 7-bit device address and the 1-bit Read/Write selection bit. The 8 bits are: ! ...
Page 13
Erase: digital page and block erase command ! Power up: global power up/down bit. (C7) ! Load address: load address register (is incorporated in play, record, read and write commands) ! Load CFG0: load configuration register 0 ! Load ...
Page 14
... CONFIGURATION REGISTER BYTES The configuration register bytes are defined, in detail, in the drawings of drawings display how each bit enables or disables a function of the audio paths in the ISD5116. The tables below give a general illustration of the bits. There are two configuration registers, CFG0 and CFG1, so there are four 8-bit bytes to be loaded during the set-up of the device ...
Page 15
Configuration Register 0 (CFG0) Configuration Register 0 (CFG0) D15 D14 D13 D12 D11 D10 D9 D15 D14 D13 D12 D11 D10 D9 AIG1 AIG0 AIPD AXG1 AXG0 AXPD INS0 AOS2 AOS1 AOS0 AOPD OPS1 OPS0 OPA1 OPA0 VLPD AIG1 AIG0 ...
Page 16
... ISD chip. This allows the ISD chip to substitute for those functions and incidentally gain access to the audio to and from the base band chip set. To set up the environment described above, a series of commands need to be sent to the ISD5116. First, the chip needs to be powered up as described in this section. Then the Configuration Registers must be filled with the specific data to connect the paths desired ...
Page 17
... The figure above shows the part of the ISD5116 block diagram that is used in Feed Through Mode. The rest of the chip will be powered down to conserve power. The bold lines highlight the audio paths. Note that the Microphone to ANA OUT +/– path is differential. To select this mode, the following control bits must be configured in the ISD5116 configuration registers. ...
Page 18
... The call record mode adds the ability to record an incoming phone call. In most applications, the ISD5116 would first be set up for Feed Through Mode as described above. When the user wishes to record the incoming call, the setup of the chip is modified to add that ability. For the purpose of this explanation, we will use the 6 ...
Page 19
Select the SUM1 MUX input (only) to the S1 SUMMING amplifier—Bits S1M0 and S1M1 control the state of the SUM1 SUMMING amplifier. These are bits D7 and D8 respectively of CFG1 and they should be set to the state ...
Page 20
Power up the LOW PASS FILTER—Bit FLPD controls the power up state of the LOW PASS FILTER stage. This is bit D1 of CFG1 and it must be set to ZERO to power up the LOW PASS FILTER STAGE. ...
Page 21
In this example, we will assume the user wants an attenuation of –12 dB. For that setting, D11 should be set to ONE, D12 should be set to ONE, and D13 should be set to a ZERO. 8. Select ...
Page 22
... ANALOG MODE 4.1 AUX IN AND ANA IN DESCRIPTION The AUX additional audio input to the ISD5116, such as from the microphone circuit in a mobile phone “car kit.” This input has a nominal 700 mV p-p level at its minimum gain setting (0 dB). See the AUX IN Amplifier Gain Settings table ...
Page 23
... AUX IN AMP AIG1 AIG0 AIPD AXG1 AXG0 VLS1 VLS0 V OL2 VOL1 V OL0 4.3 ISD5116 ANALOG STRUCTURE (RIGHT HALF) DESCRIPTION FILTER FILTER MUX MUX SUM1 ARRAY FLS0 SOURCE 0 SUM1 1 ARRAY FLPD CONDITION 0 Power Up 1 Power Down ANA IN AMP XCLK ...
Page 24
VOLUME CONTROL DESCRIPTION VOL ANA IN AMP MUX SUM2 SUM1 INP 2 (VLS1,VLS0) VLS1 VLS0 SOURCE AIG1 AIG0 AIP D AXG1 AXG0 ...
Page 25
ANA OUT DESCRIPTION *FTHRU *INP *VOL *FILTO *SUM1 *SUM2 3 (AOS2,AOS1,AOS0) *DIFFERENTIAL PATH AIPD AXG1 AXG0 AXPD 4.7 ANALOG INPUTS 4.7.1 Microphone Inputs The microphone inputs transfer the voice ...
Page 26
... Speaker Out gain set to 1.6 (High). (Differential) AUX IN (Auxiliary Input) The AUX additional audio input to the ISD5116, such as from the microphone circuit in a mobile phone “car kit.” This input has a nominal 694 mV p-p level at its minimum gain setting (0 dB). See the following table. ...
Page 27
Setting 0TLP Input ( 0.694 3 dB 0.491 6 dB 0.347 9 dB 0.245 1. Gain from AUX IN to ANA OUT 2. Gain from AUX IN to ARRAY IN 3. 0TLP Input is the ...
Page 28
... Then the data direction is reversed by sending a repeated start condition, and the slave address with R/W set to 1. After this, the slave device (ISD5116) begins to send data to the master until the master generates a Not Acknowledge. If the part encounters an overflow condition, the INT pin is pulled LOW. No other communication with the master is possible due to the master generating ACK signals. As with Digital Write, Digital Read can be done a “ ...
Page 29
EXAMPLE COMMAND SEQUENCES An explanation and graphical representation of the Write, Read and Erase operations are found below. 1. Write digital data For the normal digital addressed mode the Registers are loaded as follows Host executes I ...
Page 30
Read digital data For a normal digital read, the Registers are loaded as follows Host executes I C START 2. Send Slave Address with R/W bit = “0” (Write) 3. Slave responds back with an ACK 4. ...
Page 31
Erase digital data 2 1. Host executes I C START 2. Send Slave Address with R/W bit = “0” (Write) 3. Slave responds back with an ACK 4. Wait for SCL to go HIGH 5. Host sends a byte ...
Page 32
... RAC is an open drain output pin that normally marks the end of a row. At the 8 kHz sample frequency, the duration of this period is 256 ms. There are 2048 pages of memory in the ISD5116 devices. RAC stays HIGH for 248 ms and stays LOW for the remaining 8 ms before it reaches the end of the page. ...
Page 33
... Master device to address them individually. The possible addresses range from 80h to 87h, depending upon whether the device is being written to, or read from, by the host. The ISD5116 has a 7- bit slave address of which only A0 and A1 are pin programmable. The eighth bit (LSB) is the R/W bit. ...
Page 34
ANALOG I/O PINS MIC+, MIC- (Microphone Input +/-) The microphone input transfers the voice signal to the on-chip AGC preamplifier or directly to the ANA OUT MUX, depending on the selected path. The direct path to the ANA OUT ...
Page 35
AUX OUT (Auxiliary Output) The AUX OUT is an additional audio output pin to be used, for example, to drive the speaker circuit in a “car kit.” It drives a minimum load superimposed on approximately 1.2 VDC ...
Page 36
... Speaker Out gain set to 1.6 (High). (Differential) AUX IN (Auxiliary Input) The AUX additional audio input to the ISD5116, such as from the microphone circuit in a mobile phone “car kit.” This input has a nominal 694 mV p-p level at its minimum gain setting (0 dB). See the ...
Page 37
... POWER AND GROUND PINS (Voltage Inputs) CCA CCD To minimize noise, the analog and digital circuits in the ISD5116 device use separate power busses. These +3 V busses lead to separate pins. Tie the V both supplies as near to the package as possible (Ground Inputs) SSA SSD The ISD5116 series utilizes separate analog and digital ground busses ...
Page 38
ELECTRICAL CHARACTERISTICS AND PARAMETERS 7.1 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings (Packaged Parts) Condition Junction temperature Storage temperature range Voltage Applied to any pin Voltage applied to any pin (Input current limited to +/-20 mA) Lead temperature (soldering – 10 ...
Page 39
PARAMETERS Symbol Parameters V Input Low Voltage IL V Input High Voltage IH V SCL, SDA Output Low Voltage OL V Input low voltage for 2V IL2V interface V Input high voltage for 2V IH2V interface V RAC, INT ...
Page 40
Symbol Parameters F Sampling Frequency S F Filter Knee CF 8.0 kHz (sample rate) 6.4 kHz (sample rate) 5.3 kHz (sample rate) 4.0 kHz (sample rate) T Record Duration REC 8.0 kHz (sample rate) 6.4 kHz (sample rate) 5.3 kHz ...
Page 41
T RAC Clock Period in RACE Erase Mode 8.0 kHz (sample rate) 6.4 kHz (sample rate) 5.3 kHz (sample rate) 4.0 kHz (sample rate) TRACML RAC Clock Low Time in Message Cueing Mode 8.0 kHz (sample rate) 6.4 kHz (sample ...
Page 42
AUX IN Symbol Parameters V AUX IN Input Voltage AUX IN V AUX IN (0TLP) Input Voltage AUX IN (0TLP) A Gain from AUX IN to ANA AUX IN (ANA OUT) OUT A AUX IN Gain Accuracy AUX IN ...
Page 43
ANA OUT Symbol Parameters SINAD SINAD, MIC IN to ANA OUT SINAD SINAD, AUX IN to ANA OUT ( dB) ICO Idle Channel Noise – NIC/ANA OUT Microphone ICN Idle Channel Noise – AUX IN AUX IN/ANA ...
Page 44
VOLUME CONTROL Symbol Parameters A Output Gain OUT Absolute Gain 1. Typical values 25°C and Vcc = 3.0V All min/max limits are guaranteed by ISD via electrical testing or characterization. Not all specifications are 100 ...
Page 45
PARAMETER SCL clock frequency Hold time (repeated) START condition. After this period, the first clock pulse is generated LOW period of the SCL clock HIGH period of the SCL clock Set-up time for a repeated START condition Data set-up time ...
Page 46
TIMING DIAGRAMS 2 8 TIMING DIAGRAM START SDA SCL t f 8.2 PLAYBACK AND STOP CYCLE ...
Page 47
EXAMPLE OF POWER UP COMMAND (FIRST 12 BITS) October 2000 Page 46 ...
Page 48
I C SERIAL INTERFACE TECHNICAL INFORMATION 9.1 CHARACTERISTICS OF THE I 2 The I C interface is for bi-directional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial ...
Page 49
System configuration A device generating a message is a ‘transmitter’; a device receiving a message is the ‘receiver’. The device that controls the message is the ‘master’ and the devices that are controlled by the master are the ‘slaves’. ...
Page 50
... F rom M a ste ste r Another common operation in the ISD5116 is the reading of digital data from the chip’s memory array at a specific address. This requires the I device, and then receive data from the Slave in a single I direction R/W bit must be changed in the middle of the command. The following example shows the ...
Page 51
Master forces the end of the data transfer from the Slave. The following example details the transfer explained in Section 5.4-2 Master Reads from the Slave after setting data address in Slave (Write data address, READ Data) ...
Page 52
DEVICE PHYSICAL DIMENSIONS 10.1. PLASTIC THIN SMALL OUTLINE PACKAGE (TSOP) TYPE E DIMENSIONS Plastic Thin Small Outline Package (T SOP) T ype E Dimensions INCHES Min ...
Page 53
PLASTIC SMALL OUTLINE INTEGRATED CIRCUIT (SOIC) DIMENSIONS Plastic Small Outline Integrated Circuit (SOIC) Dimensions INCHES Min A 0.701 ...
Page 54
PLASTIC DUAL INLINE PACKAGE (PDIP) DIMENSIONS Plastic Dual Inline Package (PDIP) (P) Dimensions October 2000 Page 53 ...
Page 55
... DIE BONDING PHYSICAL LAYOUT ISD5116 DEVICE PIN/PAD LOCATIONS WITH RESPECT TO DIE CENTER IN MICRON (µM) PIN V V Digital Ground SSD Digital Ground SSD SS AD0 Address 0 SDA Serial Data Address AD1 Address 1 SCL Serial Clock Line V V CCD CCD CC XCLK External Clock Input ...
Page 56
... ISD 5116 SERIES BONDING PHYSICAL LAYOUT ISD5116 Series Die Dimensions X: 4125 um Y: 8030 um (3) Die Thickness 292 12.7 um Pad Opening (min microns 3.5 x 3.5 mils MIC+ 1. The backside of die is internally connected to Vss. It MUST NOT be connected to any other potential or damage may occur. ...
Page 57
... ISD5116 Product Family ISD5116 Product (8- to 16-minute durations) When ordering ISD5116 series devices, please refer to the following valid part numbers. Chip scale package is available upon customer’s request. For the latest product information, access our website at October 2000 Special Temperature Field: ...