ISD5116 WINBOND [Winbond], ISD5116 Datasheet - Page 49

no-image

ISD5116

Manufacturer Part Number
ISD5116
Description
Single-Chip Voice Record/Playback Device Up to 16-Minute Duration with Digital Storage Capability
Manufacturer
WINBOND [Winbond]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISD5116E
Manufacturer:
TI
Quantity:
7 192
Part Number:
ISD5116EY
Manufacturer:
IDT
Quantity:
287
Part Number:
ISD5116P
Manufacturer:
NUVOTON
Quantity:
2 000
Part Number:
ISD5116PY
Manufacturer:
Intersil
Quantity:
360
Part Number:
ISD5116S
Manufacturer:
ROHM
Quantity:
6 225
Part Number:
ISD5116SY
Manufacturer:
ISD
Quantity:
20 000
Part Number:
ISD5116X
Manufacturer:
WINBOND/华邦
Quantity:
20 000
9.1.3 System configuration
A device generating a message is a ‘transmitter’; a device receiving a message is the ‘receiver’. The
device that controls the message is the ‘master’ and the devices that are controlled by the master are the
‘slaves’.
9.1.4 Acknowledge
The number of data bytes transferred between the start and stop conditions from transmitter to receiver is
unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level
signal put on the interface bus by the transmitter during which time the master generates an extra
acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge
after the reception of each byte. In addition, a master receiver must generate an acknowledge after the
reception of each byte that has been clocked out of the slave transmitter.
The device that acknowledges must pull down the SDA line during the acknowledge clock pulse so that
the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and
hold times must be taken into consideration). A master receiver must signal an end of data to the
transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In
this event, the transmitter must leave the data line HIGH to enable the master to generate a stop
condition.
October 2000
BY TRANSMITTER
DATA OUTPUT
DATA OUTPUT
BY RECEIVER
SCL FROM
MASTER
SDA
SCL
Example of an I C-bus configuration using two microcontrollers
MICRO -
CONTROLLER
condition
START
S
2
GATE
ARRAY
Acknowledge on the I
1
LCD
DRIVER
ISD 5116
2
2
C-bus
STATIC
RAM OR
EEPROM
MBC645
not acknowledge
acknowledge
8
acknowledgement
clock pulse for
9
MBC602
Page 48

Related parts for ISD5116